Electronic Components Datasheet Search
  English  ▼

X  

CS5530A Datasheet(PDF) 245 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5530A
Description  Geode CS5530A I/O Companion Multi-Function South Bridge
PDF  259 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5530A Datasheet(HTML) 245 Page - National Semiconductor (TI)

Back Button CS5530A Datasheet HTML 241Page - National Semiconductor (TI) CS5530A Datasheet HTML 242Page - National Semiconductor (TI) CS5530A Datasheet HTML 243Page - National Semiconductor (TI) CS5530A Datasheet HTML 244Page - National Semiconductor (TI) CS5530A Datasheet HTML 245Page - National Semiconductor (TI) CS5530A Datasheet HTML 246Page - National Semiconductor (TI) CS5530A Datasheet HTML 247Page - National Semiconductor (TI) CS5530A Datasheet HTML 248Page - National Semiconductor (TI) CS5530A Datasheet HTML 249Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 245 / 259 page
background image
Revision 1.1
245
www.national.com
Electrical Specifications (Continued)
Figure 5-6. 3.3V PCICLK Waveform
Table 5-9. Clock and Reset Specifications
Symbol
Parameter
Min
Max
Duty
Cycle
Unit
Comments (Note 1)
Output Signals
--
DCLK Frequency
25
157.5
40/60
MHz
Note 2
--
CLK_32K Frequency
32.768
50/50
kHz
Note 3
--
ISACLK Frequency
8.33333
MHz
Input Signals
--
CLK_14MHZ Frequency
14.31818
45/55
MHz
--
USBCLK Frequency
48
MHz
--
TVCLK Frequency
27
MHz
--
VID_CLK Frequency
135
MHz
tCYC
PCICLK Cycle Time
30
ns
Note 4
tHIGH
PCICLK High Time
11
ns
tLOW
PCICLK Low Time
11
ns
--
PCICLK Slew Rate
1
4
V/ns
See Figure 5-1 on page 243
and Figure 5-5 on page 244
(known as slewr/slewf), Note 5,
and Note 6
--
PCI_RST# Slew Rate
50
--
mV/ns
Rising edge only (deasser-
tion), Note 6
1.
All tests, unless otherwise specified, are at VDD = 3.14V to 3.46V, TC = 0°C to 85°C, and CL =50 pF.
2.
Worst case duty cycle. Duty cycle is a function of PLL post divider. DCLK is programmable to standard video frequen-
cies. Typical jitter < 650 ps peak-to-peak. CLK_14MHZ input jitter < 500 ps peak-to-peak.
3.
CLK_32K jitter = period of CLK_14MHZ. CLK_32K output frequency = CLK_14MHZ/436.95621.
4.
Frequency of operation is from DC to 33 MHz but at a single fixed frequency. Operation below 20 MHz is guaranteed by
design.
5.
Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the
minimum peak-to-peak portion of the clock waveform as shown in Figure 5-6.
6.
Not 100% tested.
0.3 VDD
0.4 VDD
0.5 VDD
tHIGH
0.6 VDD
tLOW
0.2 VDD
tCYC
0.4 VDD, peak-to-peak
(minimum)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com