Electronic Components Datasheet Search
  English  ▼

X  

CS5530A Datasheet(PDF) 242 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS5530A
Description  Geode CS5530A I/O Companion Multi-Function South Bridge
PDF  259 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5530A Datasheet(HTML) 242 Page - National Semiconductor (TI)

Back Button CS5530A Datasheet HTML 238Page - National Semiconductor (TI) CS5530A Datasheet HTML 239Page - National Semiconductor (TI) CS5530A Datasheet HTML 240Page - National Semiconductor (TI) CS5530A Datasheet HTML 241Page - National Semiconductor (TI) CS5530A Datasheet HTML 242Page - National Semiconductor (TI) CS5530A Datasheet HTML 243Page - National Semiconductor (TI) CS5530A Datasheet HTML 244Page - National Semiconductor (TI) CS5530A Datasheet HTML 245Page - National Semiconductor (TI) CS5530A Datasheet HTML 246Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 242 / 259 page
background image
www.national.com
242
Revision 1.1
Electrical Specifications (Continued)
5.5
AC CHARACTERISTICS
The following tables list the AC characteristics including
output delays, input setup requirements, input hold require-
ments and output float delays. The rising-clock-edge refer-
ence level, VREF, and other reference levels are shown in
Table 5-7. Input or output signals must cross these levels
during testing.
Input setup and hold times are specified minimums that
define the smallest acceptable sampling window for which
a synchronous input signal must be stable for correct opera-
tion.
Table 5-7. Drive Level and Measurement Points
for AC Characteristics
Symbol
Voltage (V)
VREF
1.5
VDD
3.14
VSS
0
Table 5-8. AC Characteristics
Symbol
Parameter
Min
Typ
Max
Unit
Comments (Note 1)
tSU
Input Setup Time to PCICLK
7
ns
See Figures 5-1 and 5-2 on
page 243
tH
Input Hold Time to PCICLK
0
ns
tLH
Low to High Propagation Delay (Referenced to PCICLK, Note 2)
PCI
2
11
ns
See Figure 5-2 on page 243 and
Figure 5-3 on page 244 (also
known as tVAL)
tHL
High to Low Propagation Delay (Referenced to PCICLK, Note 2)
PCI
2
11
ns
See Figure 5-2 on page 243 and
Figure 5-4 on page 244 (also
known as tVAL)
tRISE/FALL
Rising/Falling Edge Rate
IDE
1.25
V/ns
See Figures 5-1 and 5-2 on
page 243, Note 3
1.
All tests, unless otherwise specified, are at VDD = 3.14V to 3.46V, TC = 0°C to 85°C, and CL =50 pF.
2.
Pins with this buffer type are listed in Table 2-3 "352 PBGA Pin Assignments - Sorted Alphabetically by Signal Name"
on page 19.
3.
Not 100% tested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com