Electronic Components Datasheet Search
  English  ▼

X  

LTM2887 Datasheet(PDF) 24 Page - Linear Technology

Part # LTM2887
Description  SPI/Digital or I2C 關Module Isolator with Dual Adjustable 5V Regulators
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTM2887 Datasheet(HTML) 24 Page - Linear Technology

Back Button LTM2887 Datasheet HTML 20Page - Linear Technology LTM2887 Datasheet HTML 21Page - Linear Technology LTM2887 Datasheet HTML 22Page - Linear Technology LTM2887 Datasheet HTML 23Page - Linear Technology LTM2887 Datasheet HTML 24Page - Linear Technology LTM2887 Datasheet HTML 25Page - Linear Technology LTM2887 Datasheet HTML 26Page - Linear Technology LTM2887 Datasheet HTML 27Page - Linear Technology LTM2887 Datasheet HTML 28Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 38 page
background image
LTM2887
24
2887fb
For more information www.linear.com/LTM2887
APPLICATIONS INFORMATION
RF, Magnetic Field Immunity
TheisolatorµModuletechnologyusedwithintheLTM2887
hasbeenindependentlyevaluated,andsuccessfullypassed
the RF and magnetic field immunity testing requirements
per European Standard EN 55024, in accordance with the
following test standards:
EN 61000-4-3
Radiated, Radio-Frequency,
Electromagnetic Field Immunity
EN 61000-4-8
Power Frequency Magnetic Field
Immunity
EN 61000-4-9
Pulsed Magnetic Field Immunity
Tests were performed using an unshielded test card de-
signed per the data sheet PCB layout recommendations.
Specific limits per test are detailed in Table 4.
Table 4. EMC Immunity Tests
TEST
FREQUENCY
FIELD STRENGTH
EN 61000-4-3 Annex D
80MHz to 1GHz
10V/m
1.4MHz to 2GHz
3V/m
2GHz to 2.7GHz
1V/m
EN 61000-4-8 Level 4
50Hz and 60Hz
30A/m
EN 61000-4-8 Level 5
60Hz
100A/m*
EN 61000-4-9 Level 5
Pulse
1000A/m
*non IEC method
PCB Layout
The high integration of the LTM2887 makes PCB layout
very simple. However, to optimize its electrical isolation
characteristics, EMI, and thermal performance, some
layout considerations are necessary.
• Under heavily loaded conditions VCC and GND current
can exceed 300mA. Sufficient copper must be used
on the PCB to insure resistive losses do not cause the
supply voltage to drop below the minimum allowed
level. Similarly, the VCC2 and GND2 conductors must
be sized to support any external load current. These
heavy copper traces will also help to reduce thermal
stress and improve the thermal conductivity.
• Inputandoutputdecouplingisnotrequired,sincethese
components are integrated within the package. An ad-
ditional bulk capacitor with a value of 6.8µF to 22µF is
recommended. The high ESR of this capacitor reduces
boardresonancesandminimizesvoltagespikescaused
by hot plugging of the supply voltage. For EMI sensitive
applications,anadditionallowESLceramiccapacitorof
1µF to 4.7µF, placed as close to the power and ground
terminals as possible, is recommended. Alternatively, a
numberofsmallervalueparallelcapacitorsmaybeused
to reduce ESL and achieve the same net capacitance.
• Do not place copper on the PCB between the inner col-
umns of pads. This area must remain open to withstand
the rated isolation voltage.
• The use of solid ground planes for GND and GND2
is recommended for non-EMI critical applications to
optimize signal fidelity, thermal performance, and to
minimize RF emissions due to uncoupled PCB trace
conduction. The drawback of using ground planes,
where EMI is of concern, is the creation of a dipole
antennastructurewhichcanradiatedifferentialvoltages
formed between GND and GND2. If ground planes are
used it is recommended to minimize their area, and
use contiguous planes as any openings or splits can
exacerbate RF emissions.
• For large ground planes a small capacitance (≤330pF)
from GND to GND2, either discrete or embedded within
the substrate, provides a low impedance current return
path for the module parasitic capacitance, minimizing
anyhighfrequencydifferentialvoltagesandsubstantially
reducing radiated emissions. Discrete capacitance will
not be as effective due to parasitic ESL. In addition, volt-
age rating, leakage, and clearance must be considered
for component selection. Embedding the capacitance
within the PCB substrate provides a near ideal capacitor
and eliminates component selection issues; however,
the PCB must be 4 layers. Care must be exercised in
applying either technique to ensure the voltage rating
of the barrier is not compromised.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com