OXCB950 datasheet(18/68 Pages) ETC

18 / 68 page

Data Sheet Revision 1.1

Page 18

OXCB950

OXFORD SEMICONDUCTOR LTD.

Bits

Description

Read/Write

Reset

EEPROM

PCI

MIO0 Power Down Filter Control:

A ‘1’ enables the MIO0 pin to invoke a powerdown request via the power

down filter (if the filter is enabled). State of MIO0 that causes the

powerdown request is governed by the controls MIC[1:0).

MIO1 Power Down Filter Control:

A ‘1’ enables the MIO1 pin to invoke a powerdown request via the power

down filter (if the filter is enabled). State of MIO1 that causes the

powerdown request is governed by the controls MIC[3:2).

31:8

Reserved

6.4.3

UART Mirror Register ‘UMR’ (Offset 0x08):

The internal UART’s FIFO levels (both on the transmitter and receiver) and general interrupt source register, is mirrored

(shadowed) in the local configuration registers as follows

Bits

Description

Read/Write

Reset

EEPROM

PCI

7:0

UART Receiver FIFO Level (RFL[7:0])

00h

15:8

UART Transmitter FIFO Level (TFL[7:0])

00h

21:16

UART Interrupt Source Register (ISR[5:0])

01h

26:22

Reserved

00h

UART Good-Data Status

31:28

Reserved

Good-Data status for the internal UART is set when all of the following conditions are met:

•

ISR reads a level0 (no-interrupt pending), a level 2a (receiver data available, a level 2b (receiver time-out) or a level 3

(transmitter THR empty) interrupt

•

LSR[7] is clear so there is no parity error, framing error or break in the FIFO

•

LSR[1] is clear so no over-run error has occurred

If the device driver software reads the receiver FIFO levels from this register, then if Good-Data status is set, the driver can

remove the number of bytes indicated by the FIFO level without the need to read the line status register. This feature enhances

the driver efficiency.

If the Good-Data status bit is not set, then the software driver should examine the ISR bits. If the ISR indicates a level 4 or higher

interrupt, the interrupt is due to a change in the state of modem lines or detection of flow control characters. The device driver-

software should then take appropriate measures as would in any other 550/950 driver. When ISR indicates a level 1 (receiver

status) interrupt then the driver can examine the Line Status Register (LSR) of the relevant channel. Since reading the LSR

clears LSR[7], the device driver-software should either flush or empty the contents of the receiver FIFO, otherwise the Good-

Data status will no longer be valid.

OXCB950 Datasheet(PDF) 18 Page - List of Unclassifed Manufacturers

OXCB950 Datasheet(HTML) 18 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL