Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

OXCB950 Datasheet(PDF) 5 Page - List of Unclassifed Manufacturers

Part # OXCB950
Description  Integrated High Performance UART Cardbus / PCI interface
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

OXCB950 Datasheet(HTML) 5 Page - List of Unclassifed Manufacturers

  OXCB950 Datasheet HTML 1Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 2Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 3Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 4Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 5Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 6Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 7Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 8Page - List of Unclassifed Manufacturers OXCB950 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 68 page
background image
Data Sheet Revision 1.1
Page 5
OXCB950
OXFORD SEMICONDUCTOR LTD.
A ‘wake-up’ event (the ‘power management event’) is requested via the PME# (PCI) or CSYSCHG (cardbus) pins from either of
the power states D2 or D3, by the UART line RI (for power state D3), and any modem line and the Serial Data In (for power state
D2).
Optional EEPROM:
The OXCB950 can be reconfigured from an external MicrowireTM based EEPROM. However, this is not required in many
applications as default values are provided for typical applications. Features available via the use of the EEPROM include
redefining device ID’s and vendor/sub-vendor ID fields in the PCI header space, cardbus-to-pci mode change, redefining Tuple
Information (relevant to cardbus applications only), and selectively enabling/disabling interrupts, powerdown and wakeup
requests.
2 BLOCK DIAGRAM
PCI
3.3V or
CardBus
Interface
AD[31:0]
C/BE[3:0]
CLK
FRAME#
DEVSEL#
IRDY#
TRDY#
STOP#
PAR
SERR#
PERR#
RST#
IDSEL
INTA#
INTB#
PME#
Clock &
Baud rate
Generator
XTALO
XTALI
EEPROM
interface
EE_DO
EE_DI
EE_CK
EE_CS
Function 0
Interrupt logic
UART
MIO pins
SOUT
SIN
RTS
DTR
CTS
DSR
DCD
RI
MIO[1:0]
SLEW_RATE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com