www.ti.com

PHYSICAL CHARACTERISTICS

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

38

37

36

35

34

33

32

31

30

29

28

27

26

25

24

23

22

21

20

VR_ANA

AVDD

AVSS

AVSS_GR

PLL_FLTM

PLL_FLTP

AVSS

MCLK

RESET

PDN

DVDD

DVSS

DVSS_OSC

OSC_RES

VR_OSC

MUTE

SDA

SCL

LRCLK

PWM_1

PWM_2

PWM_3

PWM_4

PWM_5

PWM_6

VALID2

VALID1

VR_DIG

DVSS_ESD

VREG_EN

BKND_ERR

SDIN1

SDIN2

SDIN3

SDIN4

SDOUT

RESERVED

SCLK

DBT PACKAGE

(TOP VIEW)

TAS5086

SLES131 – FEBRUARY 2005

TERMINAL FUNCTIONS

TERMINAL

5 V

DESCRIPTION

TOLERANT

NO.

NAME

Voltage reference for analog supply 1.8 V. A pin-out of the internally

regulated 1.8-V power. A 0.1-µF low ESR capacitor should be connected

1

VR_ANA

P

between this terminal and AVSS_PLL. This terminal must not be used to

power external devices.

2

AVDD

P

3.3-V analog power supply

3

AVSS

P

Analog supply ground

4

AVSS_GR

P

Connection to guard ring

5

PLL_FLTM

AO

PLL negative input

6

PLL_FLTP

AI

PLL positive input

7

AVSS

P

Analog supply ground

MCLK is a 3.3-V clock master clock input. The input frequency of this

8

MCLK

DI

5V

Pulldown

clock can range from 4 MHz to 50 MHz.

A system reset is generated by applying a logic low to this terminal.

RESET is an asynchronous control signal that restores the TAS5086 to its

default conditions, sets the VALID2 output low, and places the PWM in the

9

RESET

DI

5V

Pullup

hard mute (M) state. Master Volume is immediately set to full attenuation.

Upon the release of RESET, if PDN is high, the system performs a 4-5

ms. device initialization and set the volume at mute.

(1)

TYPE: A = analog; D = 3.3-V digital; P = power/ground/decoupling; I = input; O = output

(2)

All pullups are 20-µA weak pull-ups and all pulldowns are 20-µA weak pulldowns. The pullups and pulldowns are included to assure

proper input logic levels if the terminals are left unconnected (pullups => logic 1 input; pulldowns => logic 0 input). Devices that drive

inputs with pullups must be able to sink 20 µA, while maintaining a logic ‘0’ drive level. Devices that drive inputs with pulldowns must be

able to source 20 µA, while maintaining a logic 1 drive level.

5