Electronic Components Datasheet Search
  English  ▼

X  

TAS5086 Datasheet(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Part # TAS5086
Description  PurePath Digital AUDIO SIX-CHANNEL PWM PROCESSOR
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5086 Datasheet(HTML) 9 Page - Texas Instruments

Back Button TAS5086 Datasheet HTML 5Page - Texas Instruments TAS5086 Datasheet HTML 6Page - Texas Instruments TAS5086 Datasheet HTML 7Page - Texas Instruments TAS5086 Datasheet HTML 8Page - Texas Instruments TAS5086 Datasheet HTML 9Page - Texas Instruments TAS5086 Datasheet HTML 10Page - Texas Instruments TAS5086 Datasheet HTML 11Page - Texas Instruments TAS5086 Datasheet HTML 12Page - Texas Instruments TAS5086 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 33 page
background image
www.ti.com
0X23
Gain−
Compensated
Biquad
0X24
Low Pass
Biquad
BQ1
BQ2
Serial
Data
Format
Control
Chan.
1 − 6
DOWN
MIX
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
1 LF
2 RF
3 LS
4 RS
5 C
0X20
0X21
0X25
L’
R ’
L’
R ’
0X04
1 − 5
SDIN2
SDIN3
SDIN4
SDIN4
MUX
0X21
MUX
MUX
PWM
MUX
SDOUT
0X08
0X03
VOL
Chan
Select
VOL
VOL
VOL
VOL
MUX
6 Sub
Ch 1− 5
MUX
10 dB
(L’+R ’)/2
VOL
MUX
Down Mix
SDIN4
0X09
0X0A
0X0B
0X0C
0X0D
0X21
0X21
0X21
SDIN1
(L’+R ’)/2
(L’+R ’)/2
6 Sub
Bass Management
R
Channel 6 Processing Section
Ch
1−5
Ch 6
Sub
10 dB
0X21
MUX
VOL
BQ1
BQ2
BQ1 (G)
0X0D
0X23
Gain-
Compensation
Biquad
0X24
Low
Pass
Filter
Biquad
R
(L’ + R’)/2
TAS5086
SLES131 – FEBRUARY 2005
DETAILED DESCRIPTION (continued)
The I
2C interface supports a special mode which permits I2C write operations to be broken up into multiple data
write operations that are multiples of 4 data bytes These are 6, 10, 14, 18 ... etc., byte write operations that are
composed of a device address, read/write bit, and subaddress and any multiple of 4 bytes of data. This permits
the system to incrementally the write large register values without blocking other I
2C transactions.
Figure 2 shows the data flow and control through the TAS5086. The major I
2C registers are shown above each
applicable block (e.g., 0
×04 is the Serial Data Format Control register).
Figure 2. TAS5086 Data Flow Diagram With I2C Registers
Channel 6 has processing features that are directly applicable to the subwoofer channel.
Figure 3. Channel 6 Processing Block Diagram
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com