22 / 61 page

DM9801
1M Home Phoneline Network Physical Layer Single Chip Transceiver
22
Preliminary
Version: DM9801-DS-P02
March 20, 2000
Serial Peripheral Interface (SPI) Bus (continued)
SCLK
SO
SCS#
SI
b7 b6 b5 b4 b3 b2 b1 b0 b7 b6 b5
Instruction Byte
Address Byte
Data Byte 0
b7
b6
SPI Master Mode Timing
Figure 19
SCLK
SI
SCS#
SO
b7 b6 b5 b4 b3 b2 b1 b0 b7 b6 b5 b4 b3 b2 b1 b0 b7 b6 b5 b4 b3 b2 b1 b0 b7 b6 b5
b7 b6 b5 b4 b3 b2 b1 b0 b7 b6 b5
Instruction Byte
Address Byte
Data Byte
(High-Z when writing)
(Don't care on read)
Data Byte
SPI Slave Mode Timing
Figure 20