9 / 61 page
DM9801
1M Home Phoneline Network Physical Layer Single Chip Transceiver
Preliminary
9
Version: DM9801-DS-P02
March 20, 2000
Pin Description (Continued)
Pin No.
Pin Name
I/O
Description
Miscellaneous:
7
LNKSTA
I/O,Z
Link Status:
Output, positive true logic. Indication of Link Status.
45
XTAL1
ALG
Crystal Pin 1:
This pin should be connected to one side of a 20MHz (
±50 ppm) crystal.
46
XTAL2
ALG
Crystal Pin 2:
This pin should be connected to the other side of a 20MHz (
±50 ppm)
crystal.
21
BGREF
ALG
Bandgap Voltage Reference:
Connect a 6.20_K
Ω, 1% resistor between this pin and the BGGND pin to
provide an accurate current reference for the DM9801.
22
BGGND
ALG
Bandgap Voltage Reference Return:
Return pin for the 6.20_K
Ω resistor connection.
53
TSTMODE
I
Test Mode Control Pin:
TSTMODE=0: Normal operating mode.
TSTMODE=1: Enable test mode.
1, 2,
3,5,
15 – 18,
20,
23 – 27,
30 - 32,
35, 42,
44,
49 – 52,
54, 56,
69, 70,
73 – 78,
80, 87,
89, 98,
99, 100
NC
No Connect:
These pins are reserved. Leave these pins unconnected (floating).
Power and Ground:
The power (VCC) and ground (GND) pins of the DM9801 are grouped in pairs of two categories - Digital
Circuitry Power/Ground Pairs and Analog Circuitry Power/Ground Pair.
14, 48,
55, 79,
88,
DGND
P
Digital logic ground
4, 71, 72
DVCC
P
Digital logic power supply
28, 29,
38, 39
AGND
P
Analog circuit ground
19, 33,
34, 43
AVCC
P
Analog circuit power supply
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
