| Electronic Components Datasheet Search |
|
82830MP Datasheet(PDF) 29 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82830MP Datasheet(HTML) 29 Page - Intel Corporation |
|
29 / 159 page ![]() Intel ® 830MP Chipset 298338-001 Datasheet 29 R 3.5 Clocking and Reset Table 10. Clocking and Reset Signal Descriptions Signal Name Type Description HTCLK; HTCLK# I CMOS Host Clock In: These pins receive a buffered host clock from the external clock synthesizer. This clock is used by all of the GMCH-M. The clock is also the reference clock for the graphics core PLL. This is a low voltage differential input. GBOUT O CMOS AGP/Hub Clock Reference Output: This clock goes to the external AGP/Hub/PCI buffer. GBIN I CMOS AGP/Hub Input Clock: 66 MHz, 3.3-V input clock from external buffer AGP/Hub-link interface. GM_GCLK; GM_RCLK O CMOS Reserved DCLKREF I LVTTL Reserved RESET# I LVTTL Reset In: When asserted, this signal will asynchronously reset the GMCH-M logic. This signal is connected to the PCIRST# output of the ICH3-M. The ICH3-M drives this to 3.3V. All AGP/PCI output and bi-directional signals will also tri-state compliant to PCI rev 2.2 specifications. This input should have a Schmidt trigger to avoid spurious resets. Note that this input needs to be 3.3-V tolerant. Total pins for Clocks/Resets section: 8. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |