| Electronic Components Datasheet Search |
|
82830MP Datasheet(PDF) 3 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82830MP Datasheet(HTML) 3 Page - Intel Corporation |
|
3 / 159 page ![]() Intel ® 830MP Chipset 298338-001 Datasheet 3 R Contents 1 Introduction .................................................................................................................................13 1.1 Document References ...................................................................................................13 2 Overview.....................................................................................................................................14 2.1 Terminology ...................................................................................................................15 2.2 System Architecture.......................................................................................................16 2.3 Host Interface.................................................................................................................16 2.4 System Memory Interface ..............................................................................................16 2.5 AGP Interface ................................................................................................................17 3 Signal Description.......................................................................................................................18 3.1 Host Interface Signals....................................................................................................20 3.2 System Memory Interface ..............................................................................................22 3.3 AGP Interface Signals....................................................................................................23 3.3.1 AGP Addressing Signals .............................................................................23 3.3.2 AGP Flow Control Signals ...........................................................................24 3.3.3 AGP Status Signals .....................................................................................24 3.3.4 AGP Clocking Signals – Strobes .................................................................25 3.3.5 PCI Signals - AGP Semantics ....................................................................26 3.3.6 PCI Pins During PCI Transactions on AGP Interface..................................27 3.4 Hub Interface Signals.....................................................................................................28 3.5 Clocking and Reset........................................................................................................29 3.6 Intel 830MP Reserve Signals ........................................................................................30 3.6.1 Graphics Memory Interface .........................................................................30 3.6.2 Dedicated Digital Video Port (DVOA) ..........................................................31 3.7 Analog Display ...............................................................................................................32 3.7.1 Display Control Signals................................................................................33 3.8 Voltage References, PLL Power....................................................................................34 3.9 Strap Signals..................................................................................................................35 4 Register Description ...................................................................................................................36 4.1 Conceptual Overview of the Platform Configuration Structure ......................................36 4.2 Routing Configuration Accesses to PCI0 or AGP/PCI...................................................37 4.2.1 Intel 82830MP GMCH-M Configuration Cycle Flow Charts ........................38 4.2.2 PCI Bus Configuration Mechanism..............................................................38 4.2.3 PCI Bus #0 Configuration Mechanism.........................................................39 4.2.4 Primary PCI and Downstream Configuration Mechanism ...........................39 4.2.5 AGP/PCI1 Bus Configuration Mechanism ...................................................40 4.2.6 Internal GMCH-M Configuration Register Access Mechanism ...................42 4.3 GMCH-M Register Introduction .....................................................................................42 4.4 I/O Mapped Registers ....................................................................................................43 4.4.1 CONFIG_ADDRESS - Configuration Address Register ..............................43 4.4.2 CONFIG_DATA - Configuration Data Register ...........................................45 4.5 GMCH-M Internal Device Registers ..............................................................................45 4.5.1 SDRAM Controller/Host-hub Interface Device Registers - Device #0.........46 4.5.1.1 VID - Vendor Identification Register - Device #0 ............................48 4.5.1.2 DID - Device Identification Register - Device #0.............................48 4.5.1.3 PCICMD - PCI Command Register - Device #0 .............................49 4.5.1.4 PCISTS - PCI Status Register - Device #0 .....................................50 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |