Electronic Components Datasheet Search
  English  ▼

X  

AX58200 Datasheet(PDF) 58 Page - ASIX Electronics Corporation

Part # AX58200
Description  EtherCAT Slave Controller SoC
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ASIX [ASIX Electronics Corporation]
Direct Link  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX58200 Datasheet(HTML) 58 Page - ASIX Electronics Corporation

Back Button AX58200 Datasheet HTML 54Page - ASIX Electronics Corporation AX58200 Datasheet HTML 55Page - ASIX Electronics Corporation AX58200 Datasheet HTML 56Page - ASIX Electronics Corporation AX58200 Datasheet HTML 57Page - ASIX Electronics Corporation AX58200 Datasheet HTML 58Page - ASIX Electronics Corporation AX58200 Datasheet HTML 59Page - ASIX Electronics Corporation AX58200 Datasheet HTML 60Page - ASIX Electronics Corporation AX58200 Datasheet HTML 61Page - ASIX Electronics Corporation AX58200 Datasheet HTML 62Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 180 page
background image
58
Copyright © 2019 ASIX Electronics Corporation. All rights reserved.
AX58200
EtherCAT Slave Controller SoC
2.3.3
System Clock and SysTick Clock
The system clock has 5 clock sources, which were generated from clock generator block. The clock source switch
depends on the register HCLKSEL (CLK_CLKSEL0[2:0]). The block diagram is shown in Figure 2.3-3.
011
010
001
PLLFOUT
LXT
HXT
LIRC
HCLKSEL
(CLK_CLKSEL0[2:0])
HIRC
000
1/(HCLK_N+1)
HCLKDIV
(CLK_CLKDIV0[3:0])
CPU in Power Down Mode
CPU
AHB
APB1
CPUCLK
HCLK
PCLK1
111
1/(HCLK_N+1)
1/(HCLKDIV+1)
APB0
PCLK0
Figure 2.3-3: System Clock Block Diagrams
There are two clock fail detectors to observe HXT and LXT clock source and they have individual enable and
interrupt control. When HXT detector is enabled, the HIRC clock is enabled automatically. When LXT detector
is enabled, the LIRC clock is enabled automatically.
When HXT clock detector is enabled, the system clock will auto switch to HIRC if HXT clock stop being detected
on the following condition: system clock source comes from HXT or system clock source comes from PLL with
HXT as the input of PLL. If HXT clock stop condition is detected, the HXTFIF (CLK_CLKDSTS[0]) is set to 1
and chip will enter interrupt if HXTFIE (CLK_CLKDCTL[5]) is set to 1. User can try to recover HXT by disable
HXT and enable HXT again to check if the clock stable bit is set to 1 or not. If HXT clock stable bit is set to 1, it
means HXT is recover to oscillate after re-enable action and user can switch system clock to HXT again.
Figure 2.3-4 shows the HXT clock stops detection and system clock switches to HIRC procedure.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com