 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DF69 Datasheet(PDF) 55 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
DF69 Datasheet(HTML) 55 Page - PADAUK Technology. |
|
|
55 / 106 page  DF69 DC Fan Controller 5-18 Input Pulse Capture The feature of input Pulse Capture is useful in applications which requiring frequency and pulse measurement. Fig. 5-18-1 shows the hardware diagram of input Pulse Capture in DF69, the time base of Pulse Capture module can be system clock CLK, IHRC and EOSC, the input signals for measurement can be comparator output, PA0, PA5, PA6, PB0 or PB7. Fig. 5-18-1 Hardware Diagram of Input Pulse Capture PA0 PA5 PA6 PB0 PB7 CMP_OUT CLK, IHRC EOSC Counter Edge Detector Edge Select plsc[2:0] plsc[5:4] plss[3:2] plss[1:0] Start: plsc.7 Done: plsc.6 Result High[7:0] Result Low[7:0] PA0 PA5 PA6 PB0 PB7 CMP_OUT CLK, IHRC EOSC Counter Edge Detector Edge Select plsc[2:0] plsc[5:4] plss[3:2] plss[1:0] Start: plsc.7 Done: plsc.6 Result High[7:0] Result Low[7:0] ©Copyright 2018, PADAUK Technology Co. Ltd Page 55 of 106 PDK-DS-DF69_V003 – Apr. 18, 2018 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
