| Electronic Components Datasheet Search |
|
AS3911 Datasheet(PDF) 112 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3911 Datasheet(HTML) 112 Page - ams AG |
|
112 / 159 page ![]() Page 112 ams Datasheet Document Feedback [v2-11] 2016-Jun-13 AS3911 − Application Information Gain Reduction State Register Figure 99: Gain Reduction State Register Note(s): 1. At power-up and after Set Default command, content of this register is set to 0. Address 2Dh: Gain Reduction State Register Type: R Bit Name Default Function Comments 7gs_am_3 MSB Actual gain reduction of second stage of AM channel (including register gain reduction, squelch and AGC) 6gs_am_2 5gs_am_1 4gs_am_0 LSB 3 gs_pm_3 MSB Actual gain reduction of second stage of PM channel (including register gain reduction, squelch and AGC) 2gs_pm_2 1gs_pm_1 0gs_pm_0 LSB |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |