AS3911 datasheet(98/159 Pages) AMSCO

98 / 159 page

Page 98

ams Datasheet

Document Feedback

[v2-11] 2016-Jun-13

AS3911 − Application Information

Number of Transmitted Bytes Register 2

Figure 81:

Number of Transmitted Bytes Register 2

Note(s):

1. Default setting is set at power-up and after Set Default command.

2. If anctl bit is set while card is in idle state and nbtx is not 000, then i_par will be triggered during WUPA direct command is issued

NFCIP Bit Rate Detection Display Register

Figure 82:

NFCIP Bit Rate Detection Display Register

Note(s):

Address 1Eh: Number of Transmitted Bytes 2

Type: RW

Bit

Name

Default

Function

Comments

7ntx4

Number of full bytes to be

transmitted in one command,

MSB bits

Maximum supported number

of bytes is 8191

6ntx3

5ntx2

4ntx1

3ntx0

2nbtx2

Number of bits in the split byte

000 means that there is no split

byte (all bytes all complete)

Applicable for ISO14443A:

• Bit oriented anticollision

frame in case last byte is

split byte

• Tx is done without parity

bit generation

1nbtx1

0nbtx0

Address 1Fh: NFCIP Bit Rate Detection Display Register

Type: R

Bit

Name

Default

Function

Comments

7nfc_rate3

Refer to Bit Rate Coding

This register stores result of

automatic bit rate detection in

the NFCIP-1 active

communication bit rate

detection mode

6nfc_rate2

5nfc_rate1

4nfc_rate0

Not used

AS3911 Datasheet(PDF) 98 Page - ams AG

AS3911 Datasheet(HTML) 98 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL