Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AM79C850 Datasheet(PDF) 45 Page - Advanced Micro Devices

Part # AM79C850
Description  SUPERNET-R 3
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C850 Datasheet(HTML) 45 Page - Advanced Micro Devices

Back Button AM79C850 Datasheet HTML 41Page - Advanced Micro Devices AM79C850 Datasheet HTML 42Page - Advanced Micro Devices AM79C850 Datasheet HTML 43Page - Advanced Micro Devices AM79C850 Datasheet HTML 44Page - Advanced Micro Devices AM79C850 Datasheet HTML 45Page - Advanced Micro Devices AM79C850 Datasheet HTML 46Page - Advanced Micro Devices AM79C850 Datasheet HTML 47Page - Advanced Micro Devices AM79C850 Datasheet HTML 48Page - Advanced Micro Devices AM79C850 Datasheet HTML 49Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 97 page
background image
P R E L I M I N A R Y
AMD
45
SUPERNET 3
Status Register 3 (ST3U & ST3L)
A 32-bit read only register, designated ST3, and a 32 bit
read/write register, designated IMSK3, has been added
in SUPERNET 3. This register is dedicated to status
handling and interrupt reporting. Any of the bits in this
status register can be used generate an interrupt. The
bits in ST3 may be masked by the interrupt mask
registers (IMSK3) for complete control of the interrupt
conditions. ST3 has status bits associated with receive
operation for RECV2 queue, status of internal CAM
match operation, and BIST operation for the various
sub-blocks of the SUPERNET 3. All status bits except
SRBMT2 and SRBFL2 are auto-cleared on reading the
register. The remaining bits are set/reset depending
upon the state of the monitored conditions. Refer to
Interrupt Mechanisms for more detailed information
regarding interrupt handling.
LSB
MSB
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
19574A-16
SRQUNLCK1
SRPERRQ1
SRPERRQ2
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
SRCVOVR2
SRBFL2
SRABT2
SRBMT2
SRCOMP2
SRQUNLCK2
Figure 15. Status Register 3 – Upper 16 Bits (ST3U) (NPADDR = 61h)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com