Electronic Components Datasheet Search
  English  ▼

X  

AM79C850 Datasheet(PDF) 87 Page - Advanced Micro Devices

Part # AM79C850
Description  SUPERNET-R 3
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C850 Datasheet(HTML) 87 Page - Advanced Micro Devices

Back Button AM79C850 Datasheet HTML 83Page - Advanced Micro Devices AM79C850 Datasheet HTML 84Page - Advanced Micro Devices AM79C850 Datasheet HTML 85Page - Advanced Micro Devices AM79C850 Datasheet HTML 86Page - Advanced Micro Devices AM79C850 Datasheet HTML 87Page - Advanced Micro Devices AM79C850 Datasheet HTML 88Page - Advanced Micro Devices AM79C850 Datasheet HTML 89Page - Advanced Micro Devices AM79C850 Datasheet HTML 90Page - Advanced Micro Devices AM79C850 Datasheet HTML 91Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 97 page
background image
P R E L I M I N A R Y
AMD
87
SUPERNET 3
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges
Host Interface & Buffer Memory
Parameter
No.
Symbol
Parameter Description
Min
Max
Unit
76
tS
HSREQ2–0 Setup Time to BMCLK High
15
ns
77
tH
HSREQ2–0 Hold Time to BMCLK High
5
ns
78
tPD
BMCLK High to HSACK High
25
ns
79
tPD
BMCLK High to HSACK Low
25
ns
80
tPD
BMCLK High to RDATA High
25
ns
81
tPD
BMCLK High to RDATA Low
25
ns
82
tPD
BMCLK High to QCNTRL2–0 Valid
25
ns
83
tPD
QCNTRL2–0 Invalid from BMCLK High
5
ns
84
tPD
BMCLK High to ADDR 15–0 Enabled
0
ns
85
tPD
BMCLK High to ADDR 15–0 Valid
27
ns
86
tPD
BMCLK High to
CSO Low
26
ns
87
tPD
BMCLK Low to
RD Low
22
ns
88
tS
BD 31:0, BDP 3:0, BDTAG Setup Time to
RD High
10
ns
89
tH
BD 31:0, BDP 3:0, BDTAG Hold Time from
RD High
0
ns
90
Reserved
ns
91
tPD
CSO Invalid from RD or WR High
0
ns
92
tPD
ADDR 15:0 Invalid from
RD or WR High
4
ns
93
tPD
BMCLK Low to
WR Low
18
ns
94
tS
ADDR 15:0 Valid to
WR Low Setup Time
0
ns
95
tPD
BMCLK Low to BD 31:0, BDP 3:0, BDTAG Enabled
0
ns
96
tPD
BMCLK Low to BD 31:0, BDP 3:0, BDTAG Valid
26
ns
97
tPD
BD 31:0, BDP 3:0, BDTAG Valid before
WR High
15
ns
98
Reserved
ns
99
tPD
BD 31:0, BDP 3:0, BDTAG Invalid from
WR High
0
ns
100
tPD
BMCLK High to BD 31:0, BDP 3:0, BDTAG Disabled
30
ns
121
tPD
Read Pulse Width
38
43
ns
122
tPD
Write Pulse Width
37
ns
123
tS
ADDR 15:0 Valid to
RD Low Setup Time
7
14
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com