Electronic Components Datasheet Search
  English  ▼

X  

ADM1027 Datasheet(PDF) 3 Page - Analog Devices

Part # ADM1027
Description  dBCOOL-TM Remote Thermal Controller and Voltage Monitor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADM1027 Datasheet(HTML) 3 Page - Analog Devices

  ADM1027 Datasheet HTML 1Page - Analog Devices ADM1027 Datasheet HTML 2Page - Analog Devices ADM1027 Datasheet HTML 3Page - Analog Devices ADM1027 Datasheet HTML 4Page - Analog Devices ADM1027 Datasheet HTML 5Page - Analog Devices ADM1027 Datasheet HTML 6Page - Analog Devices ADM1027 Datasheet HTML 7Page - Analog Devices ADM1027 Datasheet HTML 8Page - Analog Devices ADM1027 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 56 page
background image
REV. A
ADM1027
–3–
Parameter
Min
Typ
Max
Unit
Test Conditions/Comment
OPEN-DRAIN SERIAL DATA BUS
OUTPUT (SDA)
Output Low Voltage, VOL
0.4
V
IOUT = –4.0 mA, VCC = 3.3 V
High Level Output Current, IOH
0.1
1
mAVOUT = VCC
SMBUS DIGITAL INPUTS
(SCL, SDA)
Input High Voltage, VIH
2.0
V
Input Low Voltage, VIL
0.4
V
Hysteresis
500
mV
DIGITAL INPUT LOGIC LEVELS
(VID0–4)
Input High Voltage, VIH
1.7
V
Input Low Voltage, VIL
0.8
V
DIGITAL INPUT LOGIC LEVELS
(TACH INPUTS)
Input High Voltage, VIH
2.0
V
5.5
V
Maximum Input Voltage
Input Low Voltage, VIL
0.8
V
–0.3
V
Minimum Input Voltage
Hysteresis
0.5
V p-p
DIGITAL INPUT CURRENT
Input High Current, IIH
–1
mAVIN = VCC
Input Low Current, IIL
1
mAVIN = 0
Input Capacitance, CIN
5pF
SERIAL BUS TIMING
Clock Frequency, fSCLK
10
100
kHz
See Figure 1
Glitch Immunity, tSW
50
ns
See Figure 1
Bus Free Time, tBUF
4.7
ms
See Figure 1
Start Setup Time, tSU;STA
4.7
ms
See Figure 1
Start Hold Time, tHD;STA
4.0
ms
See Figure 1
SCL Low Time, tLOW
4.7
ms
See Figure 1
SCL High Time, tHIGH
4.0
50
ms
See Figure 1
SCL, SDA Rise Time, tr
1000
ns
See Figure 1
SCL, SDA Fall Time, tf
300
ms
See Figure 1
Data Setup Time, tSU;DAT
250
ns
See Figure 1
Data Hold Time, tHD;DAT
300
ns
See Figure 1
Detect Clock Low Timeout, tTIMEOUT
15
35
ms
Can Be Optionally Disabled
NOTES
1All voltages are measured with respect to GND, unless otherwise specified.
2Typicals are at T
A = 40
∞C and represent the most likely parametric norm.
3Logic inputs will accept input high voltages up to V
MAX even when the device is operating down to V MIN.
4Timing specifications are tested at logic levels of V
IL = 0.8 V for a falling edge and VIH = 2.0 V for a rising edge.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com