Electronic Components Datasheet Search
  English  ▼

X  

LXT9785 Datasheet(PDF) 89 Page - Intel Corporation

Part # LXT9785
Description  Advanced 8-Port 10/100 Mbps PHY Transceivers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

LXT9785 Datasheet(HTML) 89 Page - Intel Corporation

Back Button LXT9785 Datasheet HTML 85Page - Intel Corporation LXT9785 Datasheet HTML 86Page - Intel Corporation LXT9785 Datasheet HTML 87Page - Intel Corporation LXT9785 Datasheet HTML 88Page - Intel Corporation LXT9785 Datasheet HTML 89Page - Intel Corporation LXT9785 Datasheet HTML 90Page - Intel Corporation LXT9785 Datasheet HTML 91Page - Intel Corporation LXT9785 Datasheet HTML 92Page - Intel Corporation LXT9785 Datasheet HTML 93Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 226 page
background image
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
Datasheet
91
Document Number: 249241
Revision Number: 007
Revision Date: August 28, 2003
L4,
M2,
M3,
N1,
N2
88
89
90
91
92
ADD_4
ADD_3
ADD_2
ADD_1
ADD_0
I, ST, ID
Address <4:0>.
Sets base address. Each port adds its port number
(starting with 0) to this address to determine its PHY
address.
Port 0 Address = Base
Port 1 Address = Base + 1
Port 2 Address = Base + 2
Port 3 Address = Base + 3
Port 4 Address = Base + 4
Port 5 Address = Base + 5
Port 6 Address = Base + 6
Port 7 Address = Base + 7
L17,
L16
178
177
MODESEL_1
MODESEL_0
I, ST, ID
Mode Select[1:0].
00 = RMII
01 = SMII
10 = SS-SMII
11 = Reserved
All ports are configured the same. Interfaces cannot be
mixed and must be all RMII, SMII, or SS-SMII.
L15
176
SECTION
I, ST, ID
Sectionalization Select.
This pin selects sectionalization into separate ports.
0 = 1x8 ports,
1 = 2x4 ports
K1
83
AMDIX_EN
I, ST, IP
Auto MDI/MDIX Enable Default.
This pin is read at startup or reset. Its value at that time
is used to set the default state of Register bit 27.9 for
all ports. These register bits can be read and
overwritten after startup / reset. Refer to Table 40
“Intel® LXT9785/LXT9785E MDIX Selection” on
page 119.
When active (High), automatic MDI crossover (MDIX)
(regardless of segmentation) is selected for all ports.
When inactive (Low) MDIX is selected according to the
MDIX pin.
Table 32. Intel® LXT9785/LXT9785E Miscellaneous Signal Descriptions – BGA23 (Sheet 2 of 4)
Ball/Pin
Designation
Symbol
Type1
Signal Description2
BGA23
PQFP
1. Type Column Coding: I = Input, O = Output, OD = Open Drain Output, ST = Schmitt Triggered Input, TS =
Three-State-able Output, SL = Slew-rate Limited Output, IP = Weak Internal Pull-Up, ID = Weak Internal
Pull-Down.
2. The IP/ID resistors are disabled during hardware power-down mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com