LXT9785 datasheet(34/226 Pages) INTEL

34 / 226 page

LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers

Datasheet

Document Number: 249241

Revision Number: 007

Revision Date: August 28, 2003

3.2

PQFP Signal Descriptions

3.2.1

Signal Name Conventions

Signal names may contain either a port designation or a serial designation, or a combination of the

two designations. Signal naming conventions are as follows:

• Port Number Only. Individual signals that apply to a particular port are designated by the

Signal Mnemonic, immediately followed by the Port Designation. For example, Transmit

Enable signals would be identified as TxEN0, TxEN1, and TxEN2.

• Serial Number Only. A set of signals which are not tied to any specific port are designated by

the Signal Mnemonic, followed by an underscore and a serial designation. For example, a set

of three Global Configuration signals would be identified as CFG_1, CFG_2, and CFG_3.

• Port and Serial Number. In cases where each port is assigned a set of multiple signals, each

signal is designated in the following order: Signal Mnemonic, Port Designation, an

underscore, and the serial designation. For example, a set of three Port Configuration signals

would be identified as RxData0_0 and RxData0_1, RxData1_0 and RxData1_1, and

RxData2_0 and RxData2_1.

3.2.2

PQFP Signal Descriptions – RMII, SMII, and SS-SMII Configurations

Table 5 through Table 17, “Intel® LXT9785/LXT9785E Receive FIFO Depth Considerations” on

page 50 provide PQFP signal descriptions. Ball designations are included for cross-reference.

Table 5. Intel® LXT9785/LXT9785E RMII Signal Descriptions – PQFP (Sheet 1 of 3)

Pin-Ball

Designation

Symbol

Type1

Signal Description2,3

PQFP

PBGA

E6,

E12

REFCLK0

REFCLK1

Reference Clock.

50 MHz RMII reference clock is always required. RMII

inputs are sampled on the rising edge of REFCLK,

RMII outputs are sourced on the falling edge. See

“Clock/SYNC Requirements” on page 125 for detailed

CLK requirements.

E2,

TxData0_0

TxData0_1

I, ID

Transmit Data - Port 0.

Inputs containing 2-bit parallel di-bits to be transmitted

from port 0 are clocked in synchronously to REFCLK.

C3,

TxData1_0

TxData1_1

I, ID

Transmit Data - Port 1.

Inputs containing 2-bit parallel di-bits to be transmitted

from port 1 are clocked in synchronously to REFCLK

TxData2_0

TxData2_1

I, ID

Transmit Data - Port 2.

Inputs containing 2-bit parallel di-bits to be transmitted

from port 2 are clocked in synchronously to REFCLK.

1. Type Column Coding: I = Input, O = Output, OD = Open Drain output, ST = Schmitt Triggered input, TS =

Three-State-able output, SL = Slew-rate Limited output, IP = weak Internal Pull-up, ID = weak Internal pull-

Down.

2. The IP/ID resistors are disabled during H/W Power-Down mode. If a Pin is an output or an I/O, the IP/ID

resistors are also disabled when the output is enabled.

3. RxData[0:7]_0, RxData[0:7]_1, CRS_DV[0:7] and RxER[0:7] outputs are three-stated in Isolation and H/W

Power-Down modes and during H/W reset.

LXT9785 Datasheet(PDF) 34 Page - Intel Corporation

LXT9785 Datasheet(HTML) 34 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL