TMPR4925 datasheet(404/590 Pages) TOSHIBA

404 / 590 page

Chapter 12 Timer/Counter

12-16

12.4.7

Pulse Generator Mode Register n (TMPGMRn)

TMPGMR0

0xF030

TMPGMR1

0xF130

: Type

: Initial value

TPIBE TPIAE

FFI

R/W

: Type

: Initial value

Bits

Mnemonic

Field Name

Description

31:16



Reserved



TPIBE

TMCPRB

Interrupt Enable

Timer Pulse Generator Interrupt by TMCPRB Enable (Initial value: 0, R/W)

When in the Pulse Generator mode, this bit sets Interrupt Enable/Disable for when

TMCPRB and the counter value match.

0: Mask

1: Do not mask

TPIAE

TMCPRA

Interrupt Enable

Timer Pulse Generator Interrupt by TMCPRA Enable (Initial value: 0, R/W)

When in the Pulse Generator mode, this bit sets Interrupt Enable/Disable for when

TMCPRA and the counter value match.

0: Mask

1: Do not mask

13:1



Reserved



FFI

Flip Flop Default

Initial TIMER Output Level (Initial value: 0, R/W)

This bit specifies the TIMER[n] signal default when in the Pulse Generator mode.

0: Low

1: High

Figure 12.4.7 Pulse Generator Mode Register

TMPR4925 Datasheet(PDF) 404 Page - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 404 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL