Electronic Components Datasheet Search
  English  ▼

X  

TMPR4925 Datasheet(PDF) 491 Page - Toshiba Semiconductor

Part # TMPR4925
Description  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 491 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 487Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 488Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 489Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 490Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 491Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 492Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 493Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 494Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 495Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 491 / 590 page
background image
Chapter 16 CHI Module
16-9
16.3.6
Interrupts
The CHI module has eight types interrupt sources.
OR signal of them connects to the internal
Interrupt Controller (IRC). Please check CHI Interrupt Status Register (CHIINT) to know which type
of interrupt occurred.
Type
Status Bits
Mask-able Bit
CHIBUSERROR
BUSI
BUSIE
CHI0_5
05I
05IE
CHI1_0
10I
10IE
CHIDMACNT
DCI
DCIE
CHIININTA
INAI
INAIE
CHIININTB
INBI
INBIE
CHIACT
ACTI
ACTIE
CHIERR
ERRI
ERRIE
CHIBUSERRORINT:
Issues an interrupt whenever the CHI DMA has bus error.
CHI0_5INT:
Issues an interrupt whenever the CHI DMA buffer pointer has reached the halfway point.
CHI1_0INT:
Issues an interrupt whenever the CHI DMA buffer pointer has reached the end-of-buffer point.
CHIDMACNTINT:
Issues an interrupt each time the CHI DMA buffer pointer is incremented, which occurs whenever a
new CHI sample is read from and/or written to the CHI DMA buffer.
CHIININTA:
Issues an interrupt whenever a valid CHI input sample is available from CHI RX Holding Register A;
this also means a valid CHI output sample can be written to CHI TX Holding Register A.
CHIININTB:
Issues an interrupt whenever a valid CHI input sample is available from CHI RX Holding Register B;
this also means a valid CHI output sample can be written to CHI TX Holding Register B.
CHIACTINT:
Issues an interrupt whenever CHICLK is active. This is used for CHI wakeup purposes.
CHIERRINT:
Issues an interrupt whenever a CHI error is received. This interrupt is triggered if CPU or DMA
reading of the CHI RX Holding Registers does not keep up with the hardware filling of the CHI RX
Holding Registers or if CPU or DMA writing of the CHI TX Holding Registers does not keep up with
the hardware emptying of the CHI TX Holding Registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com