Electronic Components Datasheet Search
  English  ▼

X  

RF112 Datasheet(PDF) 29 Page - NXP Semiconductors

Part # RF112
Description  RF112 Transceiver Data Sheet
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

RF112 Datasheet(HTML) 29 Page - NXP Semiconductors

Back Button RF112 Datasheet HTML 25Page - NXP Semiconductors RF112 Datasheet HTML 26Page - NXP Semiconductors RF112 Datasheet HTML 27Page - NXP Semiconductors RF112 Datasheet HTML 28Page - NXP Semiconductors RF112 Datasheet HTML 29Page - NXP Semiconductors RF112 Datasheet HTML 30Page - NXP Semiconductors RF112 Datasheet HTML 31Page - NXP Semiconductors RF112 Datasheet HTML 32Page - NXP Semiconductors RF112 Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 45 page
background image
Table 6. isolation between RF pins (continued)
TX_HB_
OUT
-
dB
3.6 Frequency generation specification
Several LO-signals and clocks have to be generated independently in RF112 Transceiver.
To retain the RF path coherence after power-up, all the synthesizers as well as all LO
dividers must be running all the time after power on. The frequency dividers must be able
to track the frequency while tuning, not missing any clock pulses, so that the mixer
phases will be the same when returning to the same frequency after a frequency change.
The TRX and the two observation receiver chains each require its own synthesizers. The
clocks used by the LVDS interfaces are generated internally in the LVDS IP and are
consequently not described here. An overview of the LO and clock generation
architecture is shown in the figure below.
XO
CORE
CMOS
input
LVDS_160M_IO_P
LVDS_160M_IO_N
XI
XO
x4
fref_trx
fref_obs1
fref_obs2
dig_clk_40M
dig_clk_40M
PFD
Integer part
/N
Fractional part
dig_clk_160M
dig_clk_160M
ext_clk_160M
/2
VCO
/2
TRX Synthesizer
TX HB path
TX_HB_LO_I
TX_HB_LO_Q
/2
Charge
pump
∑
Mod.
Loop
filter
19.2 - 24.0 GHz
PFD
Integer part
/N
Fractional part
VCO
/2
RO2 Synthesizer
Charge
pump
∑
Mod.
Loop
filter
19.2 - 24.0 GHz
PFD
Integer part
Integer part
/N
Fractional part
VCO
RO1 Synthesizer
Charge
pump
∑
Mod.
Loop
filter
19.2 - 24.0 GHz
LO
REF
RX2 HB path
RX2_HB_LO_I
RX2_HB_LO_Q
TX LB path
TX_LB_LO_I
TX_LB_LO_Q
/4
RX2 LB path
RX2_LB_LO_I
RX2_LB_LO_Q
RX1 HB path
RX1_HB_LO_I
RX1_HB_LO_Q
/2
/4
/2
RX1 LB path
RX1_LB_LO_I
RX1_LB_LO_Q
RO2 HB path
RO2_HB_LO_I
RO2_HB_LO_Q
RO2 WPLL
RO1 WPLL
WBPLL
x5
WBPLL
x3
RO1 HB path
RO1_HB_LO_I
RO1_HB_LO_Q
/2
/2
RO1 HB path
RO1_LB_LO_I
RO1_LB_LO_Q
Figure 16. LO and clock generation block diagram
The transmitters require very low wideband noise. The LOs for the TRX are therefore
generated from a high frequency VCO running at four or eight times the LO frequency.
Electrical characteristics
RF112 Transceiver Data Sheet, Rev. 1 Draft B, 05/2024
NXP Semiconductors
29



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com