Electronic Components Datasheet Search
  English  ▼

X  

RF112 Datasheet(PDF) 37 Page - NXP Semiconductors

Part # RF112
Description  RF112 Transceiver Data Sheet
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

RF112 Datasheet(HTML) 37 Page - NXP Semiconductors

Back Button RF112 Datasheet HTML 33Page - NXP Semiconductors RF112 Datasheet HTML 34Page - NXP Semiconductors RF112 Datasheet HTML 35Page - NXP Semiconductors RF112 Datasheet HTML 36Page - NXP Semiconductors RF112 Datasheet HTML 37Page - NXP Semiconductors RF112 Datasheet HTML 38Page - NXP Semiconductors RF112 Datasheet HTML 39Page - NXP Semiconductors RF112 Datasheet HTML 40Page - NXP Semiconductors RF112 Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 45 page
background image
GND
Vos
150 mVpp
0V differential
Vocm
Vod
Vod
Figure 24. Output Offset Voltage Imbalance Waveform
3.8 Device start-up
The RF112 Transceiver is not equipped with any on-chip power-on-reset functionality.
Instead the transceiver has a dedicated reset pin, RESETN, which has the functionality
resetn
in operational mode. The RF112 Transceiver is asynchronously reset whenever the
resetn
signal is low. To properly leave the reset mode a stable glitch free clock is
required. Therefore, the reset values of the XO and the regulator powering it are such that
the XO automatically starts up regardless of whether a crystal is mounted or an external
clock is provided. The reset condition must not be released, that is resetn set high, until
all supply voltages have been stable long enough to allow the XO to start up and provide
a glitch free clock. If an external clock is provided to the RF112 Transceiver, then reset
must not be released until the quality of that clock can be guaranteed.
Table 10. Start-up specification
Parameter
Conditions
Min
Typ
Max
Unit
Minimum reset time Crystal oscillator
2
ms
Maximum DLL
calibration time
700
μs
Upon power-up and release from reset, the chip has its 160 MHz differential clock IO
buffer tri-stated. It has the internal crystal oscillator enabled to generate a 40 MHz clock,
and that clock is driven to internal components to allow configuration via the I2C and/or
the LLCP interfaces.
The firmware download and further configuration are possible over either the I2C or
LLCP (running at 100 Mbps) interfaces.
After firmware download and a command to calibrate the DLL, the completion of
calibration is reported in a register that can be polled over the LLCP or I2C interfaces.
Electrical characteristics
RF112 Transceiver Data Sheet, Rev. 1 Draft B, 05/2024
NXP Semiconductors
37



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com