| Electronic Components Datasheet Search |
|
TMS320DM355 Datasheet(PDF) 41 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM355 Datasheet(HTML) 41 Page - Texas Instruments |
|
41 / 153 page ![]() www.ti.com TMS320DM355 Digital Media System-on-Chip (DMSoC) SPRS463 – SEPTEMBER 2007 Table 2-23. DM355 Pin Descriptions (continued) Name Pin BGA Type Grou Power PU Reset Description(4) Mux Control # ID (1) p Supply(2) PD(3 State ) COUT0-B3 / 44 F4 I/O VENC VDD_VOUT in Digital Video Out: VENC settings PINMUX1[15:14].C GIO074 / / GIO / determine function OUT_0 PWM3B PWM 3 GIO: GIO[074] PWM3B(4) HSYNC / 45 F5 I/O VENC VDD_VOUT PD in Video Encoder: Horizontal Sync PINMUX1[16].HVS GIO073 / GIO YNC GIO: GIO[073](4) VSYNC / 46 G5 I/O VENC VDD_VOUT PD in Video Encoder: Vertical Sync PINMUX1[16].HVS GIO072 / GIO YNC GIO: GIO[072](4) VVALID / 47 H5 I/O VENC VDD_VOUT in Video Encoder: LCD Output Enable or PINMUX1[17].DLC GIO071 / GIO BRIGHT signal D GIO: GIO[071](4) FIELD / 48 H4 I/O VENC VDD_VOUT in Video Encoder: Field identifier for PINMUX1[19:18].F GIO070 / R2 / / GIO / interlaced display formats IELD PWM3C VENC / PWM 3 GIO: GIO[070] Digital Video Out: R2 PWM3C(4) EXTCLK / 49 G3 I/O VENC VDD_VOUT PD in Video Encoder: External clock input, PINMUX1[21:20].E GIO069 / B2 / / GIO / used if clock rates > 27 MHz are needed, XTCLK PWM3D VENC e.g. 74.25 MHz for HDTV digital output / PWM 3 GIO: GIO[069] Digital Video Out: B2 PWM3D(4) VCLK / 50 H3 I/O VENC VDD_VOUT out L Video Encoder: Video Output Clock PINMUX1[22].VCL GIO068 / GIO K GIO: GIO[068](4) VREF 51 J7 A I/O Video Video DAC: Reference voltage output DAC (0.45V, 0.1uF to GND) IOUT 52 E1 A I/O Video Video DAC: Pre video buffer DAC output DAC (1000 ohm to VFB) IBIAS 53 F2 A I/O Video Video DAC: External resistor (2550 DAC Ohms to GND) connection for current bias configuration VFB 54 G1 A I/O Video Video DAC: Pre video buffer DAC output DAC (1000 ohm to IOUT, 1070 ohm to TVOUT) TVOUT 55 F1 A I/O Video VDDA18_DAC Video DAC: Analog Composite DAC NTSC/PAL output (SeeFigure 5-31 andFigure 5-32 for circuit connection) VDDA18V_DAC 56 L7 PWR Video Video DAC: Analog 1.8V power DAC VSSA_DAC 57 L8 GND Video Video DAC: Analog 1.8V ground DAC DDR_CLK 58 W9 I/O DDR VDD_DDR out L DDR Data Clock Submit Documentation Feedback Device Overview 41 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |