TMS320DM355 datasheet(66/153 Pages) TI

66 / 153 page

www.ti.com

ARMsubsystem

MPEG/JPEG

co-Processor

SYSCLK1

SYSCLK2

VPFE

VPBE

DAC

DDRPHY

DDR

PLLDIV1(/1)

BPDIV(/8)

PLL controller2

PLL controller1

PLLDIV3(/n)

PLLDIV2(/4)

PLLDIV1(/2)

SYSCLK3

I2C

Timers(x4)

PWMs(x4)

SPI(x3)

MMC/SD(x2)

EMIF/NAND

ASP (x2)

GPIO

UART2

ARMINTC

USB

60MHz

Reference

clock

(MXI/MXO)

(24MHzor

36MHz)

Referenceclock

(MXI/MXO)

24MHzor36Mhz

PCLK

AUXCLK(/1)

BPDIV(/3)

SYSCLK1

CLKOUT3

SYSCLKBP

CLKOUT2

EDMA

Buslogic

Syslogic

PSC

IcePick

EXTCLK

RTO

USBPhy

SYSCLKBP

AUXCLK

PLLDIV4(/4or/2)

VPSS

UART0,1

CLKOUT1

Sequencer

SYSCLK4

3.5.2

Supported Clocking Configurations for DM355 - 216

TMS320DM355

Digital Media System-on-Chip (DMSoC)

SPRS463 – SEPTEMBER 2007

Figure 3-2. Device Clocking Block Diagram

This section describes the only supported device clocking configurations for DM355 - 216. The DM355

supports either 24 MHz (typical) or 36 MHz reference clock (crystal or external oscillator input).

Configurations are shown for both cases.

Detailed Device Description

Submit Documentation Feedback

TMS320DM355 Datasheet(PDF) 66 Page - Texas Instruments

TMS320DM355 Datasheet(HTML) 66 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL