TMS320DM355 datasheet(123/153 Pages) TI

123 / 153 page

www.ti.com

VCLKIN(A)

(Positive Edge Clocking)

VCLKIN(A)

(Negative Edge Clocking)

VCTL(B)

A. VCLKIN=PCLKorEXTCLK

B. VCTL=HSYNC,VSYNC,andFIELD

VCLKIN(A)

(Positive Edge Clocking)

VCLKIN(A)

(Negative Edge Clocking)

VCTL(B)

A. VCLKIN=PCLKorEXTCLK

B. VCTL=HSYNC,VSYNC,FIELD,andLCD_OE

C. VDATA=COUT[7:0],YOUT[7:0],R[7:3],G[7:2],andB[7:3]

VDATA(C)

TMS320DM355

Digital Media System-on-Chip (DMSoC)

SPRS463 – SEPTEMBER 2007

Figure 5-28. VPBE Input Timing With Respect to PCLK and EXTCLK

Table 5-23. Switching Characteristics Over Recommended Operating Conditions for VPBE Control and

Data Output With Respect to PCLK and EXTCLK(1)(2)(3) (see Figure 5-29)

DM355

NO.

PARAMETER

UNIT

MIN

MAX

td(VCLKIN-VCTLV)

Delay time, VCLKIN edge to VCTL valid

13.3

td(VCLKIN-VCTLIV)

Delay time, VCLKIN edge to VCTL invalid

td(VCLKIN-VDATAV)

Delay time, VCLKIN edge to VDATA valid

13.3

td(VCLKIN-VDATAIV)

Delay time, VCLKIN edge to VDATA invalid

(1)

The VPBE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode, the

rising edge of VCLKIN is referenced. When in negative edge clocking mode, the falling edge of VCLKIN is referenced.

(2)

VCLKIN = PCLK or EXTCLK

(3)

VCTL = HSYNC, VSYNC, FIELD, and LCD_OE

Figure 5-29. VPBE Control and Data Output With Respect to PCLK and EXTCLK

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

123

TMS320DM355 Datasheet(PDF) 123 Page - Texas Instruments

TMS320DM355 Datasheet(HTML) 123 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL