Electronic Components Datasheet Search
  English  ▼

X  

PM5351 Datasheet(PDF) 40 Page - PMC-Sierra, Inc

Part # PM5351
Description  SATURN USER NETWORK INTERFACE (155-TETRA)
PDF  393 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5351 Datasheet(HTML) 40 Page - PMC-Sierra, Inc

Back Button PM5351 Datasheet HTML 36Page - PMC-Sierra, Inc PM5351 Datasheet HTML 37Page - PMC-Sierra, Inc PM5351 Datasheet HTML 38Page - PMC-Sierra, Inc PM5351 Datasheet HTML 39Page - PMC-Sierra, Inc PM5351 Datasheet HTML 40Page - PMC-Sierra, Inc PM5351 Datasheet HTML 41Page - PMC-Sierra, Inc PM5351 Datasheet HTML 42Page - PMC-Sierra, Inc PM5351 Datasheet HTML 43Page - PMC-Sierra, Inc PM5351 Datasheet HTML 44Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 393 page
background image
S/UNI-TETRA
PMC-Sierra, Inc.
PM5351 S/UNI-TETRA
DATASHEET
PMC-1971240
ISSUE 7
SATURN USER NETWORK INTERFACE (155-TETRA)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
20
Pin Name
Type
Pin
No.
Function
SD1
SD2
SD3
SD4
Single-
Ended
PECL
Input
E3
J3
U3
W3
The Signal Detect pin (SD) indicates the presence
of valid receive signal power from the Optical
Physical Medium Dependent Device. A PECL high
indicates the presence of valid data and a PECL low
indicates a loss of signal. It is mandatory that SD be
terminated into the equivalent network that RXD+/-
is terminated into.
SD input is compared to the common mode of the
receive data line (RXD+/-). It is also assumed SD
will be driven by a low impedance PECL voltage
source coming from the same source as the RXD+/-
signals
This pin is available independently for each
channel.
RCLK1
RCLK2
RCLK3
RCLK4
Output
AA13
Y13
AC14
AB14
The receive byte clock (RCLK) provides a timing
reference for the S/UNI-TETRA receive outputs.
RCLK is a divide by eight of the recovered line rate
clock (19.44 MHz).
This pin is available independently for each
channel.
RFPO1
RFPO2
RFPO3
RFPO4
Output
AA12
AB12
AC13
AB13
The Receive Frame Pulse Output (RFPO), when
the framing alignment is found (the OOF register bit
is logic zero), is an 8 kHz signal derived from the
receive line clock. RFPO pulses high for one RCLK
cycle every 2430 RCLK cycles (STS-3c (STM-1)).
RFPO is updated on the rising edge of RCLK.
This pin is available independently for each
channel.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com