Electronic Components Datasheet Search
  English  ▼

X  

PM5351 Datasheet(PDF) 61 Page - PMC-Sierra, Inc

Part # PM5351
Description  SATURN USER NETWORK INTERFACE (155-TETRA)
PDF  393 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5351 Datasheet(HTML) 61 Page - PMC-Sierra, Inc

Back Button PM5351 Datasheet HTML 57Page - PMC-Sierra, Inc PM5351 Datasheet HTML 58Page - PMC-Sierra, Inc PM5351 Datasheet HTML 59Page - PMC-Sierra, Inc PM5351 Datasheet HTML 60Page - PMC-Sierra, Inc PM5351 Datasheet HTML 61Page - PMC-Sierra, Inc PM5351 Datasheet HTML 62Page - PMC-Sierra, Inc PM5351 Datasheet HTML 63Page - PMC-Sierra, Inc PM5351 Datasheet HTML 64Page - PMC-Sierra, Inc PM5351 Datasheet HTML 65Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 393 page
background image
S/UNI-TETRA
PMC-Sierra, Inc.
PM5351 S/UNI-TETRA
DATASHEET
PMC-1971240
ISSUE 7
SATURN USER NETWORK INTERFACE (155-TETRA)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
41
Pin Name
Type
Pin
No.
Function
RVAL
Output
(POS)
M22
POS-PHY Receive Data Valid (RVAL).
RVAL indicates the validity of the receive data
signals. When RVAL is high, the Receive signals
(RDAT, RSOP, REOP, RMOD, RPRTY and RERR)
are valid. When RVAL is low, all Receive signals are
invalid and must be disregarded. RVAL will
transition low on a FIFO empty condition or on an
end of packet. . No data will be removed from the
receive FIFO while RVAL is deasserted. Once
deasserted, RVAL will remain deasserted until the
current PHY is deselected.
RVAL allows to monitor the selected PHY during a
data transfer, while monitoring other PHY’s is done
using DRPA[4:1].
RVAL is tristated when RENB is deasserted. RVAL
is also tristated when either the null-PHY address
(0x1F) or an address not matching the PHY layer
device address is presented on the RADR[4:0]
signals.
RVAL is updated on the rising edge of RFCLK.
RFCLK
Input
(ATM)
P21
UTOPIA Receive FIFO Read Clock (RFCLK).
RFCLK is used to read ATM cells from the receive
FIFO’s. RFCLK must cycle at a 50 MHz or lower
instantaneous rate, but at a high enough rate to
avoid FIFO overflows.
RFCLK
Input
(ATM)
P21
POS-PHY Receive FIFO Read Clock (RFCLK).
This signal is used to read packets from the receive
FIFO’s. RFCLK must cycle at a 50 MHz or lower
instantaneous rate, but at a high enough rate to
avoid FIFO overflows.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com