PCA9665D datasheet(19/91 Pages) PHILIPS

19 / 91 page

PCA9665_2

Product data sheet

Rev. 02 — 7 December 2006

19 of 91

NXP Semiconductors

PCA9665

Fm+ parallel bus to I2C-bus controller

(1) See Table 27

(2) Deﬁned state when a single byte is sent and an ACK is received.

(3) Deﬁned state when a single byte is sent and a NACK is received.

(4) Master Receiver Byte mode is entered when MODE = 0. Master Receiver Buffered mode is entered when MODE = 1.

Fig 7.

Format and states in the Master Transmitter Byte mode (MODE = 0)

08h

SLA

DATA

18h

28h

F8h

10h

SLA

to Master Receiver

mode entry = MR(4)

30h

F8h

20h

F8h

002aab024

A or A

38h

other MST

continues

A or A

38h

other MST

continues

B0h

other MST

continues

68h

to corresponding states in Slave Transmitter mode

to corresponding states in Slave Receiver mode

successful

transmission

to a Slave Receiver

next transfer started with a

repeated START condition

Not Acknowledge received after

the slave address

Not Acknowledge received after

a data byte

arbitration lost in slave address

or data byte

arbitration lost and addressed as slave

This number (contained in I2CSTA) corresponds

to a defined state of the I2C-bus.(1)

DATA

any number of data bytes and

their associated Acknowledge bits

from master to slave

from slave to master

D8h

to corresponding states in Slave Receiver mode (General Call)

(2)

(3)

PCA9665D Datasheet(PDF) 19 Page - NXP Semiconductors

PCA9665D Datasheet(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL