TMPR4937 datasheet(292/552 Pages) TOSHIBA

292 / 552 page

Chapter 10 PCI Controller

10-34

10.4.8 P2G Memory Space 1 PCI Upper Base Address Register (P2GM1PUBASE) 0xD01C

This register is unused since the PCI Controller does not support the target dual-address cycle. It is

forbidden to write to this register.

10.4.9 P2G Memory Space 2 PCI Base Address Register (P2GM2PBASE)

0xD020

This register corresponds to the Memory Space 2 Base Address Register at offset address 0x20 of the

PCI Configuration Space.

This register cannot be accessed when the PCI Controller is in the Satellite mode.

BA[31:20]

Reserved

R/W

: Type

0x000

: Initial value

Reserved

TYPE

MSI

: Type

: Initial value

Bit

Mnemonic

Field Name

Description

Read/Write

31:20

BA[31:20]

Base Address

Base Address (Default: 0x00)

Sets the PCI base address in Target Access Memory Space 2. The size of

Memory Space 12 is fixed at 1 MB.

R/W

19:4

Reserved

⎯

Prefetchable

Prefetchable (Fixed Value: 0)

0: Indicates that memory is not prefetchable.

2:1

TYPE

Type

Memory Type (Default: 00)

00: Indicates that an address is within a 32-bit address region.

MSI

Memory Space

Memory Space Indicator (Fixed Value: 0)

0: Indicates that this Base Address Register is for use by the PCI Memory

Space.

Figure 10.4.7 P2G Memory Space 2 PCI Base Address Register

TMPR4937 Datasheet(PDF) 292 Page - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 292 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL