Electronic Components Datasheet Search
  English  ▼

X  

TMPR4937 Datasheet(PDF) 329 Page - Toshiba Semiconductor

Part # TMPR4937
Description  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 329 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 325Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 326Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 327Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 328Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 329Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 330Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 331Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 332Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 333Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 329 / 552 page
background image
Chapter 10 PCI Controller
10-71
10.4.43 PCI Controller Configuration Register (PCICCFG)
0xD170
31
28
27
16
Reserved
GBWC
R/W
: Type
0xfff
: Initial value
15
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
HRST SRST IRBER G2PM0EN G2PM1EN G2PM2EN G2PIOEN TCAR ICAEN LCFG
Reserved
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
: Type
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
: Initial value
Bit
Mnemonic
Field Name
Description
Read/Write
31:28
Reserved
⎯
27:16
GBWC
G-Bus Wait
Counter Setting
G Bus Wait Counter (Default: 0xFFF)
Sets the Retry response counter at the G-Bus during a PCI initiator Read
transaction.
When the initiator Read access cycle exceeds the setting of this counter, a
Retry response is sent to the G-Bus and the G-Bus is released. PCI Read
operation continues. This counter uses the G-Bus clock (GBUSCLK) when
operating.
When 0x000 is set, a Retry response is not sent to the G-Bus by a long
response cycle count.
When the G-Bus timeout count is used with the value other than the initial
value 4096 GBUSCLK, G-BUS timeout may occur before a Retry response
is sent.
When G-Bus timeout of the configuration register (CCFG.GTOT) is used
with the value other than the initial value (11), set the following maximum
values to the register.
GTOT value
Maximum value of the register
10 (2048 GBUSCLK) : 0x7f0
01 (1024 GBUSCLK) : 0x3f0
00 ( 512 GBUSCLK) : 0x1f0
R/W
15:12
Reserved
⎯
11
HRST
Hardware Reset
Hard Reset (Default: 0x0)
Performs PCI Controller hardware reset control. EEPROM reloading is also
performed. This bit is automatically cleared when Reset ends. This is a
diagnostic function.
The PCI Controller cannot be accessed for 32 G-Bus clock cycles after this
bit is set.
1: Perform a hardware reset on the PCI Controller.
0: Do not perform a hardware reset on the PCI Controller.
R/W
Figure 10.4.41 PCI Controller Configuration Register (1/3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com