Electronic Components Datasheet Search
  English  ▼

X  

TMPR4956C Datasheet(PDF) 153 Page - Toshiba Semiconductor

Part # TMPR4956C
Description  64-Bit TX System RISC TX49 Family
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4956C Datasheet(HTML) 153 Page - Toshiba Semiconductor

Back Button TMPR4956C Datasheet HTML 149Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 150Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 151Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 152Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 153Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 154Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 155Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 156Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 157Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 286 page
background image
Chapter 8 CPU Exception
8-25
8.21 Floating-Point Exception of Floating-Point Unit (CP1)
8.21.1
Introduction
This chapter describes floating-point exceptions, including FPU exception type, exception trap
processing, exception flags, saving and restoring state when handling an exception, and trap handlers for
IEEE Standard 754 exceptions.
8.21.2
Exception Types
The FP Control/Status register described in Chapter 3 contains an Enable bit for each exception type;
exception Enable bits determine whether an exception will cause the FPU to initiate a trap or set a status
flag.
•
If a trap is taken, the FPU remains in the state found at the beginning of the operation and a
software exception handling routine executes.
•
If no trap is taken, an appropriate value is written into the FPU destination register and
execution continues.
The FPU supports the five IEEE Standard 754 exceptions:
•
Inexact (I)
•
Underflow (U)
•
Overflow (O)
•
Division by Zero (Z)
•
Invalid Operation (V)
Cause bits, Enables, and Flag bits (status flags) are used.
The FPU adds a sixth exception type, Unimplemented Operation (E). This exception indicates the use
of a software implementation. The Unimplemented Operation exception has no Enable or Flag bit;
whenever this exception occurs, an unimplemented exception trap is taken.
Figure 8.21.1 shows the Control/Status register bits that support exceptions.
Bit #
17
16
15
14
13
12
E
V
Z
O
U
I
Cause Bits
Bit #
|
11
|
10
|
9
|
8
|
7
V
Z
O
U
I
Enable Bits
Bit #
|
6
|
5
|
4
|
3
|
2
V
Z
O
U
I
Flag Bits
|
Unimplemented
|
Invalid
|
Division by
Zero
|
Overflow
|
Underflow
|
Inexact
Figure 8.21.1 Control/Status Register (Exception/Flag/Trap/Enable Bits)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com