PCM5121 datasheet(6/121 Pages) TI2

6 / 121 page

PCM5121, PCM5122

SLAS763C – AUGUST 2012 – REVISED OCTOBER 2018

www.ti.com

Product Folder Links: PCM5121 PCM5122

Submit Documentation Feedback

Pin Functions (continued)

I/O

DESCRIPTION

NAME

MODE, NO.

I2C

SPI

(1)

Open-drain configuration in out mode.

(2)

Failsafe LVCMOS Schmitt trigger input.

(3)

Internal Pulldown

SDA

–

I/O

I2C

Data for I2C(1)(2)

MOSI

–

SPI

Input data for SPI(2)

ATT2

–

Digital gain and attenuation control pin

SCL

–

I2C

Input clock for I2C(2)

–

SPI

Input clock for SPI(2)

ATT1

–

Digital gain and attenuation control pin

GPIO5

–

I/O

I2C, SPI General purpose digital input and output port (3)

ATT0

–

Digital gain and attenuation control pin

GPIO4

–

I/O

I2C, SPI General purpose digital input and output port (3)

MAST

–

I2S Master clock select pin : Master (High) BCK/LRCK outputs, Slave (Low)

BCK/LRCK inputs

GPIO3

–

I/O

I2C, SPI General purpose digital input and output port (3)

AGNS

–

Analog gain selector : 0-dB 2-VRMS output (Low), –6-dB 1-VRMS output

(High)

ADR2

–

I/O

I2C

2nd LSB address select bit for I2C

GPIO2

–

SPI

General purpose digital input and output port

DOUT

–

General Purpose Output (Low level)

MODE1

Mode control selection pin (2)

MODE1 = Low, MODE2 = Low : Hardwired mode

MODE1 = Low, MODE2 = High: I2C mode

MODE1 = High: SPI mode

MODE2

–

I2C,

MODE2

–

SPI

MS pin (chip select for SPI)

GPIO6

–

I/O

I2C, SPI General purpose digital input and output port

FLT

–

Filter select : Normal latency (Low) / Low latency (High)

SCK

System clock input(2)

BCK

I/O

Audio data bit clock input (slave) or output (master)(2)

DIN

Audio data input(2)

LRCK

I/O

Audio data word clock input (slave) or output (master)(2)

ADR1

–

I/O

I2C

LSB address select bit for I2C

MISO (GPIO1)

–

SPI

Primary output data for SPI readback. Secondary; general purpose digital

input/output port controlled by register

FMT

–

Audio format selection : I2S (Low) / Left justified (High)

XSMT

Soft mute control Soft mute(2) (Low) / soft un-mute (High)

LDOO

Internal logic supply rail terminal for decoupling, 1.8 V

DGND

Digital ground

DVDD

Digital power supply, 3.3 V or 1.8 V

PCM5121 Datasheet(PDF) 6 Page - Texas Instruments

PCM5121 Datasheet(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL