Electronic Components Datasheet Search
  English  ▼

X  

PCM5121 Datasheet(PDF) 76 Page - Texas Instruments

Part # PCM5121
Description  PCM512x 2-VRMS DirectPath™, 112-dB and 106-dB Audio Stereo DACs With 32-Bit, 384-kHz PCM Interface
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM5121 Datasheet(HTML) 76 Page - Texas Instruments

Back Button PCM5121 Datasheet HTML 72Page - Texas Instruments PCM5121 Datasheet HTML 73Page - Texas Instruments PCM5121 Datasheet HTML 74Page - Texas Instruments PCM5121 Datasheet HTML 75Page - Texas Instruments PCM5121 Datasheet HTML 76Page - Texas Instruments PCM5121 Datasheet HTML 77Page - Texas Instruments PCM5121 Datasheet HTML 78Page - Texas Instruments PCM5121 Datasheet HTML 79Page - Texas Instruments PCM5121 Datasheet HTML 80Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 121 page
background image
76
PCM5121, PCM5122
SLAS763C – AUGUST 2012 – REVISED OCTOBER 2018
www.ti.com
Product Folder Links: PCM5121 PCM5122
Submit Documentation Feedback
Copyright © 2012–2018, Texas Instruments Incorporated
1: Master mode BCK clock divider is functional
RLRK
Master Mode LRCK Divider Reset
This bit, when set to 0, will reset the BCK divider to generate LRCK clock for I2S master mode. To use I2S
master mode, the divider must be enabled and programmed properly.
Default value: 0
0: Master mode LRCK clock divider is reset
1: Master mode LRCK clock divider is functional
Table 64. Page 0 / Register 13
Dec
Hex
b7
b6
b5
b4
b3
b2
b1
b0
13
0D
RSV
SREF2
SREF1
SREF0
RSV
RSV
RSV
RSV
Reset Value
0
0
0
RSV
Reserved
Reserved. Do not access.
SREF[2:0]
PLL Reference
This bit select the source clock for internal PLL. This bit is ignored and overriden in clock auto set mode.
Default value: 000
000: The PLL reference clock is SCK
001: The PLL reference clock is BCK
010: Reserved
011: The PLL reference clock is GPIO (selected using Page 0 / Register 18)
others: Reserved (PLL reference is muted)
SREF
PLL Reference
Default value: 0
Table 65. Page 0 / Register 14
Dec
Hex
b7
b6
b5
b4
b3
b2
b1
b0
14
0E
RSV
SDAC2
SDAC1
SDAC0
RSV
RSV
RSV
RSV
Reset Value
0
0
0
RSV
Reserved
Reserved. Do not access.
SDAC[2:0]
DAC clock source
These bits select the source clock for DAC clock divider.
Default value: 000
This Register requires use of the Clock Flex Register
000: Master clock (PLL/SCK and OSC auto-select)
001: PLL clock
010: Reserved
011: SCK clock
100: BCK clock
others: Reserved (muted)
Table 66. Page 0 / Register 18
Dec
Hex
b7
b6
b5
b4
b3
b2
b1
b0
18
12
RSV
RSV
RSV
RSV
RSV
GREF2
GREF1
GREF0
Reset Value
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com