PCM5121 datasheet(77/121 Pages) TI2

77 / 121 page

PCM5121, PCM5122

www.ti.com

SLAS763C – AUGUST 2012 – REVISED OCTOBER 2018

Product Folder Links: PCM5121 PCM5122

Submit Documentation Feedback

RSV

Reserved

Reserved. Do not access.

GREF[2:0]

GPIO Source for PLL reference clk

These bits select the GPIO pins as clock input source when GPIO is selected as the PLL reference clock

source.

Default value: 000

This register requires use of the Clock Flex Register.000: GPIO1

001: GPIO2

010: GPIO3

011: GPIO4

100: GPIO5

101: GPIO6

others: Reserved (muted)

Table 67. Page 0 / Register 19

Dec

Hex

RSV

RQSY

Reset Value

RSV

Reserved

Reserved. Do not access.

RQSY

Sync request

This bit, when set to 1 will issue the clock resynchronization by synchronously resets the DAC, CP and OSR

clocks. The actual clock resynchronization takes place when this bit is set back to 0, where the DAC, CP and

OSR clocks are resumed at the beginning of the audio frame.

Default value: 0

0: Resume DAC, CP and OSR clocks synchronized to the beginning of audio frame

1: Halt DAC, CP and OSR clocks as the beginning of resynchronization process

Table 68. Page 0 / Register 20

Dec

Hex

RSV

PPDV3

PPDV2

PPDV1

PPDV0

Reset Value

RSV

Reserved

Reserved. Do not access.

PPDV[3:0]

PLL P

These bits set the PLL divider P factor. These bits are ignored in clock auto set mode.

Default value: 0000

0000: P=1

0001: P=2

...

1110: P=15

1111: Prohibited (do not set this value)

Table 69. Page 0 / Register 21

Dec

Hex

RSV

PJDV5

PJDV4

PJDV3

PJDV2

PJDV1

PJDV0

Reset Value

PCM5121 Datasheet(PDF) 77 Page - Texas Instruments

PCM5121 Datasheet(HTML) 77 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL