PCM5121 datasheet(95/121 Pages) TI2

95 / 121 page

PCM5121, PCM5122

www.ti.com

SLAS763C – AUGUST 2012 – REVISED OCTOBER 2018

Product Folder Links: PCM5121 PCM5122

Submit Documentation Feedback

1: SCK is missing (halted)

PLL-L

PLL locked (Read Only)

This bit indicates whether the PLL is locked or not. The PLL will be reported as unlocked when it is disabled.

0: PLL is locked

1: PLL is unlocked

LrckBck

LRCK-BCK present (Read Only)

This bit indicates whether the both LRCK and BCK are missing (tied low) or not.

0: LRCK and/or BCK is present

1: LRCK and BCK are missing

fS-SCKr

Sample rate SCK ratio valid (Read Only)

This bit indicates whether the combination of current sampling rate and SCK ratio is valid for clock auto set.

0: The combination of FS/SCK ratio is valid

1: Error (clock auto set is not possible)

SCKval

SCK valid (Read Only)

This bit indicates whether the SCK is valid or not. The SCK ratio must be detectable to be valid. There is a

limitation with this flag, that is, when the low period of LRCK is less than or equal to 5 BCKs, this flag will be

asserted (SCK invalid reported).

0: SCK is valid

1: SCK is invalid

BCKval

BCK valid (Read Only)

This bit indicates whether the BCK is valid or not. The BCK ratio must be stable and in the range of 32-256FS

to be valid.

0: BCK is valid

1: BCK is invalid

fSval

fS valid (Read Only)

This bit indicated whether the audio sampling rate is valid or not. The sampling rate must be detectable to be

valid. There is a limitation with this flag, that is when this flag is asserted and Page 0 / Register 37 is set to

ignore all asserted error flags such that the DAC recovers, this flag will be de-asserted (sampling rate invalid

not reported anymore).

0: Sampling rate is valid

1: Sampling rate is invalid

Table 108. Page 0 / Register 95

Dec

Hex

RSV

LTSH

RSV

CKMF

CSRF

CERF

Reset Value

RSV

Reserved

Reserved. Do not access.

LTSH

Latched Clock Halt (Read Only)

This bit indicates whether SCK halt has occurred. The bit is cleared when read.

0: SCK halt has not occurred

1: SCK halt has occurred since last read

CKMF

Clock Missing (Read Only)

This bit indicates whether the LRCK and BCK are missing (tied low).

0: LRCK and/or BCK is present

1: LRCK and BCK are missing

CSRF

Clock Resync Request (Read Only)

This bit indicates whether the clock resynchronization is in progress.

0: Not resynchronizing

1: Clock resynchronization is in progress

PCM5121 Datasheet(PDF) 95 Page - Texas Instruments

PCM5121 Datasheet(HTML) 95 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL