SH7136 datasheet(102/1160 Pages) RENESAS

102 / 1160 page

Section 5 Exception Handling

Rev. 2.00 Sep. 10, 2008 Page 76 of 1130

REJ09B0402-0200

5.1.2

Exception Handling Operations

The exceptions are detected and the exception handling starts according to the timing shown in

table 5.2.

Table 5.2

Timing for Exception Detection and Start of Exception Handling

Exception

Timing of Source Detection and Start of Exception Handling

Reset

Power-on reset

Started when the

RES pin changes from low to high or when the

WDT overflows.

Manual reset

Started when the

MRES pin changes from low to high or when the

WDT overflows.

Address error

Interrupt

Detected during the instruction decode stage and started after the

execution of the current instruction is completed.

Instruction

Trap instruction

Started by the execution of the TRAPA instruction.

General illegal

instructions

Started when an undefined code placed at other than a delay slot

(immediately after a delayed branch instruction) is decoded.

Illegal slot

instructions

Started when an undefined code placed at a delay slot

(immediately after a delayed branch instruction) or an instruction

that changes the PC value is detected.

When exception handling starts, the CPU operates

Exception Handling Triggered by Reset: The initial values of the program counter (PC) and

stack pointer (SP) are fetched from the exception handling vector table (PC from the address

H'00000000 and SP from the address H'00000004 when a power-on reset. PC from the address

H'00000008 and SP from the address H'0000000C when a manual reset.). For details, see section

5.1.3, Exception Handling Vector Table. H'00000000 is then written to the vector base register

(VBR), and H'F (B'1111) is written to the interrupt mask bits (I3 to I0) in the status register (SR).

The program starts from the PC address fetched from the exception handling vector table.

Exception Handling Triggered by Address Error, Interrupt, and Instruction: SR and PC are

saved to the stack indicated by R15. For interrupt exception handling, the interrupt priority level is

written to the interrupt mask bits (I3 to I0) in SR. For address error and instruction exception

handling, bits I3 to I0 are not affected. The start address is then fetched from the exception

handling vector table and the program starts from that address.

SH7136 Datasheet(PDF) 102 Page - Renesas Technology Corp

SH7136 Datasheet(HTML) 102 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL