Electronic Components Datasheet Search
  English  ▼

X  

HD64F36034 Datasheet(PDF) 253 Page - Renesas Technology Corp

Part # HD64F36034
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series
PDF  592 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36034 Datasheet(HTML) 253 Page - Renesas Technology Corp

Back Button HD64F36034 Datasheet HTML 249Page - Renesas Technology Corp HD64F36034 Datasheet HTML 250Page - Renesas Technology Corp HD64F36034 Datasheet HTML 251Page - Renesas Technology Corp HD64F36034 Datasheet HTML 252Page - Renesas Technology Corp HD64F36034 Datasheet HTML 253Page - Renesas Technology Corp HD64F36034 Datasheet HTML 254Page - Renesas Technology Corp HD64F36034 Datasheet HTML 255Page - Renesas Technology Corp HD64F36034 Datasheet HTML 256Page - Renesas Technology Corp HD64F36034 Datasheet HTML 257Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 253 / 592 page
background image
Section 12 Timer Z
Rev. 4.00 Mar. 15, 2006 Page 221 of 556
REJ09B0026-0400
12.4.8
Buffer Operation
Buffer operation differs depending on whether GR has been designated for an input capture
register or an output compare register, or in reset synchronous PWM mode or complementary
PWM mode.
Table 12.8 shows the register combinations used in buffer operation.
Table 12.8
Register Combinations in Buffer Operation
General Register
Buffer Register
GRA
GRC
GRB
GRD
When GR is Output Compare Register: When a compare match occurs, the value in the buffer
register of the corresponding channel is transferred to the general register.
This operation is illustrated in figure 12.35.
Buffer register
Comparator
TCNT
General
register
Compare match signal
Figure 12.35 Compare Match Buffer Operation
When GR is Input Capture Register: When an input capture occurs, the value in TCNT is
transferred to the general register and the value previously stored in the general register is
transferred to the buffer register.
This operation is illustrated in figure 12.36.
TCNT
Buffer register
General
register
Input capture
signal
Figure 12.36 Input Capture Buffer Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com