Electronic Components Datasheet Search
  English  ▼

X  

32186 Datasheet(PDF) 366 Page - Renesas Technology Corp

Part # 32186
Description  MCU
PDF  1032 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32186 Datasheet(HTML) 366 Page - Renesas Technology Corp

Back Button 32186 Datasheet HTML 362Page - Renesas Technology Corp 32186 Datasheet HTML 363Page - Renesas Technology Corp 32186 Datasheet HTML 364Page - Renesas Technology Corp 32186 Datasheet HTML 365Page - Renesas Technology Corp 32186 Datasheet HTML 366Page - Renesas Technology Corp 32186 Datasheet HTML 367Page - Renesas Technology Corp 32186 Datasheet HTML 368Page - Renesas Technology Corp 32186 Datasheet HTML 369Page - Renesas Technology Corp 32186 Datasheet HTML 370Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 366 / 1032 page
background image
10.3 TOP (Output-Related 16-Bit Timer)
MULTIJUNCTION TIMERS
10
10-70
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
TOP8–10 Control Register (TOP810CR)
<Address: H’0080 02EA>
<Upon exiting reset: H’0000>
b
Bit Name
Function
R
W
0, 1
No function assigned. Fix to "0."
00
2, 3
TOP10M (TOP10 operation mode select bit)
00: Single-shot output mode
R
W
4, 5
TOP9M (TOP9 operation mode select bit)
01: Delayed single-shot output mode
6, 7
TOP8M (TOP8 operation mode select bit)
10: Continuous output mode
11: Continuous output mode
8–10
No function assigned. Fix to "0."
00
11
TOP810ENS
0: Does not select the enable source
R
W
TOP8–10 enable source select bit
1: Input event bus 3
12, 13
No function assigned. Fix to "0."
00
14, 15
TOP810CKS
00: Clock bus 0
R
W
TOP8–10 clock source select bit
01: Clock bus 1
10: Clock bus 2
11: Clock bus 3
Notes: • This register must always be accessed in halfwords.
• Operation mode can only be set or changed while the counter is inactive.
b0
12
34
56
78
9
10
11
12
13
14
b15
TOP10M
TOP9M
TOP8M
TOP810
TOP810CKS
ENS
00
00
00
00
00
0
00
00
0
Clock bus
Input event bus
3 2 1 0
S
S
clk
en
TOP 8
clk
en
TOP 9
clk
en
TOP 10
S : Selector
3 2 1 0
Note: • This diagram only illustrates TOP control registers and is partly omitted.
Figure 10.3.5 Outline Diagram of TOP8–10 Clock and Enable Inputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com