Electronic Components Datasheet Search
  English  ▼

X  

32186 Datasheet(PDF) 939 Page - Renesas Technology Corp

Part # 32186
Description  MCU
PDF  1032 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32186 Datasheet(HTML) 939 Page - Renesas Technology Corp

Back Button 32186 Datasheet HTML 935Page - Renesas Technology Corp 32186 Datasheet HTML 936Page - Renesas Technology Corp 32186 Datasheet HTML 937Page - Renesas Technology Corp 32186 Datasheet HTML 938Page - Renesas Technology Corp 32186 Datasheet HTML 939Page - Renesas Technology Corp 32186 Datasheet HTML 940Page - Renesas Technology Corp 32186 Datasheet HTML 941Page - Renesas Technology Corp 32186 Datasheet HTML 942Page - Renesas Technology Corp 32186 Datasheet HTML 943Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 939 / 1032 page
background image
23
ELECTRICAL CHARACTERISTICS
23-23
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
23.9 A.C. Characteristics (when VCCE = 5 V)
SCLKO
TXD
RXD
[6] td(CLK-D)
[4] tsu(D-CLK)
[5] th(CLK-D)
a) CSIO mode, with internal clock selected
0.8VCCE
0.2VCCE
0.2VCCE
0.8VCCE
0.2VCCE
0.8VCCE
b) CSIO mode, with external clock selected
SCLKI
TXD
RXD
[12] td(CLK-D)
[10] tsu(D-CLK)
[11] th(CLK-D)
0.8VCCE
0.2VCCE
0.2VCCE
0.8VCCE
0.2VCCE
0.8VCCE
0.2VCCE
0.8VCCE
[7] tc(CLK)
[8] tw(CLKH)
[9] tw(CLKL)
0.2VCCE
0.8VCCE
[98] th(CLK-D)
Symbol
Parameter
Rated Value
Unit See Fig.
MIN
MAX
23.9.5
Timing
tsu(D-CLK) RXD Input Setup Time
When 3 point sampling is invalid
80
ns
[4]
When 3 point sampling is valid
80+tc(BCLK)
ns
requirements
th(CLK-D) RXD Input Hold Time
15+tc(BCLK)
ns
[5]
Switching
td(CLK-D) TXD Output Delay Time
50
ns
[6]
characteristics th(CLK-D) TXD Hold Time
0
ns
[98]
Figure 23.9.5 Serial Interface Timing
Symbol
Parameter
Rated Value
Unit See Fig.
MIN
MAX
23.9.5
tc(CLK)
CLK Input Cycle Time
16 x tc(BCLK)
ns
[7]
Timing
tw(CLKH) CLK Input "H" Pulse Width
5 x tc(BCLK)
ns
[8]
requirements
tw(CLKL) CLK Input "L" Pulse Width
5 x tc(BCLK)
ns
[9]
tsu(D-CLK) RXD Input Setup Time
50
ns
[10]
th(CLK-D) RXD Input Hold Time
55+tc(BCLK)
ns
[11]
Switching
td(CLK-D) TXD Output Delay Time
When 3 point sampling is invalid
85+2tc(BCLK)
ns
[12]
characteristics
When 3 point sampling is valid
85+3tc(BCLK)
(5) Serial interface
a) CSIO mode, with internal clock selected
b) CSIO mode, with external clock selected



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com