HD64F7047 datasheet(98/764 Pages) RENESAS

98 / 764 page

Rev. 2.00, 09/04, page 58 of 720

5.1.2

Exception Processing Operations

The exception processing sources are detected and the processing starts according to the timing

shown in table 5.2.

Table 5.2

Timing for Exception Source Detection and Start of Exception Processing

Exception

Source

Timing of Source Detection and Start of Processing

Power-on reset

Starts when the

RES pin changes from low to high or when

WDT overflows.

Reset

Manual reset

Starts when the

MRES pin changes from low to high.

Address error

Interrupts

Detected when instruction is decoded and starts when the

execution of the previous instruction is completed.

Trap instruction

Starts from the execution of a TRAPA instruction.

General illegal

instructions

Starts from the decoding of undefined code anytime except

after a delayed branch instruction (delay slot).

Instructions

Illegal slot

instructions

Starts from the decoding of undefined code placed in a delayed

branch instruction (delay slot) or of instructions that rewrite the

PC.

When exception processing starts, the CPU operates as follows:

1. Exception processing triggered by reset:

The initial values of the program counter (PC) and stack pointer (SP) are fetched from the

exception processing vector table (PC and SP are respectively the H'00000000 and

H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses for

manual resets). See section 5.1.3, Exception Processing Vector Table, for more information.

H'00000000 is then written to the vector base register (VBR) , and H'F (B'1111) is written to

the interrupt mask bits (I3 to I0) of the status register (SR). The program begins running from

the PC address fetched from the exception processing vector table.

2. Exception processing triggered by address errors, interrupts and instructions:

SR and PC are saved to the stack indicated by R15. For interrupt exception processing, the

interrupt priority level is written to the SR’s interrupt mask bits (I3 to I0). For address error

and instruction exception processing, the I3 to I0 bits are not affected. The start address is then

fetched from the exception processing vector table and the program begins running from that

address.

HD64F7047 Datasheet(PDF) 98 Page - Renesas Technology Corp

HD64F7047 Datasheet(HTML) 98 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL