HD64F7047 datasheet(306/764 Pages) RENESAS

306 / 764 page

Rev. 2.00, 09/04, page 266 of 720

10.7.10

Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer

operation takes precedence and the write to the buffer register is not performed.

Figure 10.78 shows the timing in this case.

Input capture

signal

Write signal

Address

TCNT

Buffer register write cycle

TGR

Buffer register

address

Figure 10.78 Contention between Buffer Register Write and Input Capture

10.7.11

TCNT2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT1 and TCNT2 in a cascade connection, when a contention occurs

during TCNT_1 count (during a TCNT_2 overflow/underflow) in the T

2 state of the TCNT_2

write cycle, the write to TCNT_2 is conducted, and the TCNT_1 count signal is disabled. At this

point, if there is match with TGRA_1 and the TCNT_1 value, a compare signal is issued.

Furthermore, when the TCNT_1 count clock is selected as the input capture source of channel 0,

TGRA_0 to D_0 carry out the input capture operation. In addition, when the compare match/input

capture is selected as the input capture source of TGRB_1, TGRB_1 carries out input capture

operation. The timing is shown in Figure 10.79.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT

clearing.

HD64F7047 Datasheet(PDF) 306 Page - Renesas Technology Corp