Electronic Components Datasheet Search
  English  ▼

X  

3822 Datasheet(PDF) 102 Page - Renesas Technology Corp

Part # 3822
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

3822 Datasheet(HTML) 102 Page - Renesas Technology Corp

Back Button 3822 Datasheet HTML 98Page - Renesas Technology Corp 3822 Datasheet HTML 99Page - Renesas Technology Corp 3822 Datasheet HTML 100Page - Renesas Technology Corp 3822 Datasheet HTML 101Page - Renesas Technology Corp 3822 Datasheet HTML 102Page - Renesas Technology Corp 3822 Datasheet HTML 103Page - Renesas Technology Corp 3822 Datasheet HTML 104Page - Renesas Technology Corp 3822 Datasheet HTML 105Page - Renesas Technology Corp 3822 Datasheet HTML 106Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 328 page
background image
APPLICATION
2.3 Timer X and timer Y
3822 GROUP USER’S MANUAL
2–36
(3) Event counter mode
The operation in the event counter mode is the same as that in the timer mode except that the input
signal to the CNTR0 pin is used as a count source.
Operation in the event counter mode is described below.
ŒStart of count operation
Immediately after reset release, the timer X stop control bit is in the “0” state. For this reason, the
count operation is automatically started after reset release.
The value of the X counter is decremented by 1 each time a count source is input.
As an active edge, the falling edge ( ) or rising edge ( ) is specified by the CNTR0 active edge
switch bit.
Reload operation
The X counter underflows at the first count pulse after the value of the X counter reaches “0016.”
At this time, the value of the X latch is transferred (reloaded) to the X counter.
ŽInterrupt operation
sCounter underflow
An interrupt request occurs at the X counter underflow. At the same time, the timer X interrupt
request bit is set to “1.” The occurrence of an interrupt is controlled by the timer X interrupt enable
bit.
sEdge of count source
At the edge of the count source input from the P54/CNTR0 pin, an interrupt request occurs. At the
same time, the CNTR0 interrupt request bit is set to “1.” The occurrence of an interrupt is controlled
by the CNTR0 interrupt enable bit.
As an active edge, the falling edge ( ) or rising edge ( ) is specified by the CNTR0 active edge
switch bit.
Stop of count operation
By writing “1” to the timer X stop control bit by software, the count operation is stopped.
The count operation is continued until “1” is set to the timer X stop control bit.
Figure 2.3.3 shows an event counter mode operation example.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com