| Electronic Components Datasheet Search |
|
7721 Datasheet(PDF) 381 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 Datasheet(HTML) 381 Page - Renesas Technology Corp |
|
381 / 577 page ![]() DMA CONTROLLER 13-102 13.9 DMA transfer time 7721 Group User’s Manual (2) Repeat transfer mode In the repeat transfer mode of burst transfer (edge sense), the method of terminating DMA transfer ___ is only the forced termination by the TC input. Therefore, the time from the CPU’s relinquishing the ___ right to use bus until regaining the right depends on the timing of the TC input. Transfer Right to use bus CPU DMAC CPU TC input 1 block Transfer Transfer Transition Transition Fig. 13.9.5 Repeat transfer mode (burst transfer mode and edge sense selected) Transition of the right to use bus from CPU to DMAC: 1 cycle DMA transfer per 1 block: • In 2-bus cycle transfer···(Read cycle + Write cycleg1) × the number of transfersg2 g1: Add a value which satisfies the read/write conditions. Refer to “Table 13.4.1.” g2: When the transfer unit is 16 bits, the number of transfers = the number of transfer bytes/2 When the transfer unit is 8 bits, the number of transfers = the number of transfer bytes • In 1-bus cycle transfer···Refer to “Table 13.4.5.” Terminate processing: 3 cycles ___ DMA transfer of the block at the TC input: above The number of transfers is assumed to be up to the DMA transfer of 1-unit transfer which was in ___ progress at the TC input. Transition of the right to use bus from DMAC to CPU: 1 cycle [Example] External data bus width = 16 bits, 2-bus cycle transfer, transfer unit =16 bits, the number of the transfer bytes = 10 bytes, and under the following conditions: • Transfer source: address direction = forward, start address of data = even, with Wait • Transfer destination: address direction = backward, start address of data = even, without Wait ___ • TC is input when the “m”th byte (m = even) of the “n”th block is in transfer. + (n – 1) ( + ) + + = 1 + (n – 1){5(3 + 4) + 3} + m/2 + 1 = 38n + m/2 – 36 cycles |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |