| Electronic Components Datasheet Search |
|
7721 Datasheet(PDF) 446 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 Datasheet(HTML) 446 Page - Renesas Technology Corp |
|
446 / 577 page ![]() APPLICATION 7721 Group User’s Manual 16–43 16.2 Examples of using DMA controller 16.2 Examples of using DMA controller 16.2.1 Example of Centronics interface configuration The following is an example of Centronics interface configurated by using DMA0, Timers A2 and A3. (1) Specifications •Octal latch’s contents are transferred to the data buffer (RAM) by using DMA0. The trigger is the ____ STB signal. (Refer to “Figure 16.2.1.”) ____ •“L” level width of the ACK signal is generated by using Timer A2; one-shot pulse mode; the trigger _________ is the rising edge of the DMAACK0 signal. (Refer to “Figure 16.2.2.”) ____ •Timer A3 generates the time from when the ACK signal rises until the BUSY signal falls; one-shot _________ pulse mode; the trigger is the rising edge of the DMAACK0 signal. (Refer to “Figure 16.2.2.”) •P43 is used for BUSY signal generation. When outputting “H” level, the next transfer can wait. In that case, the contents of the preceding transfer are hold in the octal latch. •When the data buffer is filled (in other words, DMA transfer is completed), a DMA interrupt occurs. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |