7721 datasheet(217/577 Pages) RENESAS

217 / 577 page

SERIAL I/O

7721 Group User’s Manual

11–14

11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers

When using UARTi, 2 types of interrupts, which are UARTi transmit and UARTi receive interrupts, can be

used. Each interrupt has its corresponding interrupt control register. Figure 11.2.12 shows the structure of

UARTi transmit interrupt control and UARTi receive interrupt control registers.

For details about interrupts, refer to “CHAPTER 7. INTERRUPTS.”

11.2 Block description

Fig. 11.2.12 Structure of UARTi transmit interrupt control and UARTi receive interrupt control registers

(1)

Interrupt priority level select bits (bits 0 to 2)

These bits select a priority level of the UARTi transmit interrupt or UARTi receive interrupt. When

using UARTi transmit/receive interrupts, select one of the priority levels (1 to 7). When a UARTi

transmit/receive interrupt request occurs, its priority level is compared with the processor interrupt

priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the

IPL. (However, this applies when the interrupt disable flag (I) = “0.”) To disable UARTi

transmit/receive interrupts, set these bits to “0002” (level 0).

(2)

Interrupt request bit (bit 3)

The UARTi transmit interrupt request bit is set to “1” when data is transferred from the UARTi

transmit buffer register to the UARTi transmit register. The UARTi receive interrupt request bit is set

to “1” when data is transferred from the UARTi receive register to the UARTi receive buffer register.

(However, when an overrun error occurs, it does not change.)

Each interrupt request bit is automatically cleared to “0” when its corresponding interrupt request is

accepted. This bit can be set to “1” or “0” by software.

UART0 transmit interrupt control register (Address 7116)

UART0 receive interrupt control register (Address 7216)

UART1 transmit interrupt control register (Address 7316)

UART1 receive interrupt control register (Address 7416)

Bit

7 to 4

Interrupt request bit

Bit name

At reset

Functions

0 0 0 : Level 0 (Interrupt disabled)

0 0 1 : Level 1

Low level

0 1 0 : Level 2

0 1 1 : Level 3

1 0 0 : Level 4

1 0 1 : Level 5

1 1 0 : Level 6

1 1 1 : Level 7

High level

b2 b1 b0

0 : No interrupt requested

1 : Interrupt requested

Interrupt priority level select bits

–

Undefined

Nothing is assigned.

7721 Datasheet(PDF) 217 Page - Renesas Technology Corp

7721 Datasheet(HTML) 217 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL