7721 datasheet(288/577 Pages) RENESAS

288 / 577 page

7721 Group User’s Manual

13-9

DMA CONTROLLER

Fig. 13.2.3 Timing of bus request sampling

13.2 Block description

The above applies on the following conditions:

•Cycle-steal transfer mode

•DMA request source = external request (DMAREQi)

•1-bus cycle transfer

•No Wait

HOLD

BUS REQUEST (Hold)

Bus request sampling

ST1, ST0

When access

is complete in

1 bus cycle

When 16-bit data is accessed

in a unit of 8 bits

Transition of right

to use bus

(1, 1)

(0, 0)

(1, 1)

Refresh

Refresh request

BUS REQUEST(DRAMC)

Bus request sampling

ST1, ST0

(0, 0)

Bus used by

CPU

s DRAM refresh

This is the term in which the bus is not

used so that sampi ng is performed every

1 cycle of

Sampling is performed after completion of

a refresh cycle.

1 bus cycle.

Hold state

DMA transfer

s Hold

s DMA transfer

Refresh

(1, 1)

Hold state

DMAREQi

DMAi request bit

BUS REQUEST (DMAC)

Bus request sampling

ST1, ST0

(1, 1)

(0, 1)

(1, 1)

(0, 1)

(1, 1)

(1, 0)

(1, 1)

(1, 0)

DMA transfer

This is the term in which the bus is not

used so that sampling is performed every

1 cycle of

This is at Holol state so that sampling is

performed every 1 cycle of

Sampling is performed after completion of

1 bus cycle.

This is the term in which the bus is not

used so that sampling is performed every

1 cycle of

Sampling is performed after completion of

Sampling is performed after complet on of

1-unit transfer.

1 bus cycle.

s CPU

Bus request sampling

ST1, ST0

(1, 1)

Bus used by

CPU

by CPU

Bus used by CPU

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

Transition of right

to use bus

This is the term in which the bus is not

used so that sampling is performed every

1 cycle of

Sampling is performed after completion of

1 bus cycle.

16-bit data is accessed in a unit of 8 bits,

so that sampling is performed after

completion of the second bus cycle.

Bus used

7721 Datasheet(PDF) 288 Page - Renesas Technology Corp

7721 Datasheet(HTML) 288 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL