Electronic Components Datasheet Search
  English  ▼

X  

32174 Datasheet(PDF) 98 Page - Renesas Technology Corp

Part # 32174
Description  32-bit RISC Single-chip Microcomputers
PDF  881 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32174 Datasheet(HTML) 98 Page - Renesas Technology Corp

Back Button 32174 Datasheet HTML 94Page - Renesas Technology Corp 32174 Datasheet HTML 95Page - Renesas Technology Corp 32174 Datasheet HTML 96Page - Renesas Technology Corp 32174 Datasheet HTML 97Page - Renesas Technology Corp 32174 Datasheet HTML 98Page - Renesas Technology Corp 32174 Datasheet HTML 99Page - Renesas Technology Corp 32174 Datasheet HTML 100Page - Renesas Technology Corp 32174 Datasheet HTML 101Page - Renesas Technology Corp 32174 Datasheet HTML 102Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 881 page
background image
4
4-3
32170/32174 Group User's Manual (Rev. 2.1)
EIT
4.2 EIT Event
4.2 EIT Event
4.2.1 Exception
(1) Reserved Instruction Exception (RIE)
Reserved Instruction Exception (RIE) is generated when execution of a reserved instruction
(unimplemented instruction) is detected.
(2) Address Exception (AE)
Address Exception (AE) is generated when an attempt is made to access a misaligned address
in Load or Store instructions.
4.2.2 Interrupt
(1) Reset Interrupt (RI)
____________
Reset Interrupt (RI) is always accepted by entering the RESET signal. The reset interrupt is
assigned the highest priority.
(2) System Break Interrupt (SBI)
System Break Interrupt (SBI) is an emergency interrupt which is used when power outage is
detected or a fault condition is notified by an external watchdog timer. This interrupt can only be
used in cases when after interrupt processing, control will not return to the program that was
being executed when the interrupt occurred.
(3) External Interrupt (EI)
External Interrupt (EI) is requested from internal peripheral I/Os managed by the interrupt
controller. The internal interrupt controller manages these interrupts by assigning each one of
eight priority levels including an interrupt-disabled state.
4.2.3 Trap
Traps are software interrupts which are generated by executing the TRAP instruction. Sixteen
distinct vector addresses are provided corresponding to TRAP instruction operands 0-15.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com