32174 datasheet(10/881 Pages) RENESAS

10 / 881 page

(2)

2.7 Precautions on CPU ....................................................................................... 2-14

CHAPTER 3 ADDRESS SPACE

3.1 Outline of Address Space ................................................................................ 3-2

3.2 Operation Modes ............................................................................................... 3-8

3.3 Internal ROM Area and Extended External Area .......................................... 3-10

3.3.1 Internal ROM Area .................................................................................... 3-10

3.3.2 Extended External Area ............................................................................ 3-10

3.4 Internal RAM Area and SFR Area .................................................................. 3-11

3.4.1 Internal RAM Area .................................................................................... 3-11

3.4.2 Special Function Register (SFR) Area ...................................................... 3-11

3.5 EIT Vector Entry .............................................................................................. 3-30

3.6 ICU Vector Table ............................................................................................. 3-31

3.7 Notes on Address Space ................................................................................ 3-33

CHAPTER 4 EIT

4.1 Outline of EIT ..................................................................................................... 4-2

4.2 EIT Event ............................................................................................................ 4-3

4.2.1 Exception .................................................................................................... 4-3

4.2.2 Interrupt ...................................................................................................... 4-3

4.2.3 Trap ............................................................................................................ 4-3

4.3 EIT Processing Procedure ............................................................................... 4-4

4.4 EIT Processing Mechanism ............................................................................. 4-6

4.5 Acceptance of EIT Event .................................................................................. 4-7

4.6 Saving and Restoring the PC and PSW .......................................................... 4-8

4.7 EIT Vector Entry .............................................................................................. 4-10

4.8 Exception Processing .................................................................................... 4-11

4.8.1 Reserved Instruction Exception (RIE) ....................................................... 4-11

4.8.2 Address Exception (AE) ............................................................................ 4-13

4.9 Interrupt Processing ....................................................................................... 4-15

32174 Datasheet(PDF) 10 Page - Renesas Technology Corp